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Abstract
The recent developments in rapid thermal processing in
the past several years have shown it to have much potential in
achieving full dopant activation of implanted junctions with
a limited amount of junction depth movement. Its application
to polysilicon emitter transistors allows for the formation of
very shallow emitter-base junctions and narrow base widths
with far greater activation capability than conventional
furnace processes. A process for polysilicon emitter
transistors utilizing rapid thermal annealing has been
developed. Furnace processing at 875C; and rapid thermal
processing for 20 seconds at 950C, 1000C, and 1050C was
performed to anneal the emitter. Vertical npn transistors with
emitter junctions of .1 to .2 microns and base widths smaller
than .2 microns were fabricated. The resulting gains were as
high as 392 with corresponding Early voltages of 165 volts.
TEM analysis was also performed to show the effects of RTP.
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1.0 Introduction
Doped polysilicon was first used as a diffusion source
for shallow emitter junction formation by Takagi in 1972. :
The primary concern of this new approach to transistor
formation was the creation of shallow junctions and enhanced
transistor gains were not reported. It wasn't until Graul et
al . deposited a film of undoped polysilicon for the emitter
contact, which was then implanted with arsenic atoms and
annealed, that a significant increase in emitter efficiency
and current gain was achieved.1,2
Polysilicon emitters are now emerging as a technology to
significantly improve the characteristics of bipolar
integrated circuits. Traditional bipolar technology, despite
its superior electrical characteristics of high speed and
high driving capability, has suffered from low packing
density, yield problems, and high power consumption.1 The use
of self-aligned poly structures reduces the large distances
between contacts which are responsible for parasitic
capacitances.2This reduction improves the packing density and
switching speed. As the lateral dimension of the emitter is
decreased, a reduction of the vertical dimension is essential
as well. This requirement provides for process control in
achieving thin base
widths4
and decreasing the peripheral
emitter-base capacitance, both desirable for speed
1
enhancement.2 At the same time a reduction of the vertical
emitter dimension severely degrades the current
gain.5
In conventional bipolar circuit process design there is
a constant dilemma over the choice of base doping and base
width. High gains are obtained with a low base doping and
narrow base width.3 A minimum doping level, however, is
required to prevent base punchthrough when the collector-base
junction is reverse biased, and to prevent high values of base
series resistance. Unacceptably, small magnitudes for Early
voltages also occur with low base doping because a deeper
penetration of the collector-base depletion width occurs.
For this reason the normal range of acceptable base Gummel
numbers is between 10E12 and 10E13 atoms/cm2. With a
requirement on the minimum range for the base doping, the base
width is made small to create a shorter minority-carrier
transient time across the base to enhance device speed. As the
base width is decreased, however, the base doping again needs
to be increased in order to prevent punchthrough. A compromise
must, therefore, be made between the gain, Early voltage,
punchthrough voltage, and speed.
The development of polysilicon emitter technology has
allowed for the scaling of both the lateral and vertical
emitter bipolar dimensions with high performance. In addition
yield improvements are likely from the fact that emitter-base
junction formation is made by diffusion from the polysilicon
2
into undamaged single-crystal silicon.2 The presence of the
polysilicon contact has shown a clear increase in the common-
emitter current gain for a very shallow emitter-base junction
depth.1"1 The reasons for the increased gain have been a
subject of debate for a number of years. The proposed
theoretical models can basically be divided into those
involving carrier transport through the polysilicon and those
concerned with the barrier present from an interfacial oxide
and/or dopant segregation at the interface. In the case of
digital circuits where higher current gains are not a driving
necessity, the enhanced current gain can be traded for an
increase in the base doping for increased speed.3 These
achievements are advantageous for the recent development of
BiCMOS integrated circuits, which incorporate the benefits of
both bipolar and CMOS technologies .
Rapid thermal processing, although still in its
preliminary stages, is proving valuable for annealing such
shallow implanted junctions. Measured results from a number of
studies have shown that a greater amount of conductivity can
be obtained for a given junction depth with RTP, compared to
conventional furnace processes.
This project investigates the application of rapid
thermal processing to polysilicon emitter transistors in order
to develop a single-poly PET process at Rochester Institute of
Technology. A separate well for the collector is used for
3
device isolation and six different base dopings are studied
for the determination of an optimum integrated base.
Electrical characterization along with transmission electron
microscopy for structural analysis of the interfacial layer is
performed.
2 . 0 Background
2.1 Polysilicon Emitter Transistor Structure
The conservation of design area has continued to be of
great importance in VLSI technology. While oxide isolation
techniques have reduced device size, the distances between the
contacts within the devices themselves have still remained
rather large.3 A considerable area of the device has been
necessary to allow for mask overlay errors. These inactive
areas can be held accountable for device parasitic
capacitances and resistances that limit performance. Self-
aligned structures, such as PET devices, serve as a solution
to the problem.
Polysilicon contacted bipolar transistors can be
classified into two distinct groups. Those which utilize the
polysilicon to form just the emitter of the transistor belong
to the family of single-poly PETs, while those that use a
layer of polysilicon to contact the extrinsic base as well as
a layer to contact the emitter are known as double-poly PETs.1
The self -alignment of the poly emitter contact with the
emitter diffusion allows the metallization pattern to be
offset from the contact.6 The amount of offset possible is of
course limited by the allowable additional series resistance,
but this feature is of value. Aluminum spiking of the emitter-
base junction and electromigration failure is prevented in the
5
cases where the metallization is offset; and in the cases
where the aluminum and the polysilicon are directly over the
junction, spiking is also decreased since silicon from the
polysilicon rather than the substrate moves into the
aluminum. 3
A single-poly npn PET is shown below in Figure 1. After
the formation of the collector and base regions of the device,
an emitter window is opened in the oxide above the base.
m)*f(ociol
B **? & / layer ox.dt
A
NSP ^ r
n* mono Si p-t>ovt
n-epi
n -substrate
Figure 2.1 Single-poly PET
(after De Graaff and De Groot7)
At this point there are a number of methods for obtaining
a heavily doped n+ polysilicon layer over a shallow n-type
monocrystalline
emitter." In one method a layer of
polysilicon is deposited and the dopant is diffused from the
surface and through the polysilicon into the single-crystal
6
silicon. There is poor control of the impurity profile within
the silicon using this method. Another method is in situ
doping during the polysilicon deposition followed by a high
temperature step to diffuse the dopant into the polysilicon.
This technique, when the capability exists, results in very
low values of poly sheet resistance which thus helps to yield
low emitter resistance, often a major problem with PETs. A
third means of obtaining the emitter structure is by
conventional implantation of emitter impurities into the
single crystal silicon prior to deposition of the polysilicon
layer. The polysilicon is then implanted and annealed to drive
the dopant atoms into the previously implanted emitter region.
This method, however, does not avoid damage to the
monocrystalline region from implantation. The most widely
accepted means is direct deposition of undoped polysilicon
followed by implantation and a thermal diffusion step to form
the shallow emitter-base junction in the silicon. Either
arsenic or phosphorous is used for the n-type dopant, with
phosphorous showing a slightly greater reduction in the amount
of recombination in the monocrystalline silicon over arsenic,
which will in turn lead to higher gains.6 For any of the
methods using polysilicon as a diffusion source a shallow
junction is possible because dopants will diffuse rapidly
through the grain boundaries of the polysilicon with dramatic
decrease in diffusivity upon entering the monocrystalline
7
silicon.1 Formation of the junction by diffusion into the
undamaged single-crystal silicon also has higher yields since
it avoids defect generation created by the annealing of
traditional implanted junctions.
Of significant interest, is the treatment of the
polysilicon-silicon interface for any of the previously
mentioned methods.8 If an HF dip and DI rinse are used just
prior to polysilicon deposition a very thin native oxide layer
of approximately 8 A will be present at the interface. The use
of an RCA clean, however, forms an interfacial oxide layer of
around 14 A. This intentionally grown oxide is possible
because of the chemical oxidation of silicon in the
hydrochloric acid/peroxide and ammonium hydroxide/peroxide
solutions used in the RCA clean at low temperatures less than
100CA3
Thermally grown oxides or thin thermal nitride
layers are also suitable as interfacial layers. This
interfacial layer is thought to act as a tunneling barrier to
the minority carrier holes injected into the emitter,
therefore lowering the base current. It is believed that the
thicker oxides from the RCA clean, compared to the HF dip
oxide, create a larger tunneling barrier and, therefore, an
increase in current gain. This is just one of the theories
behind the increased gains seen with PETs, that will be
discussed in a later section.
A double-poly PET is shown below in Figure 2. In this
8
approach the emitter is self -aligned to the base contacts,
which again reduces the total area necessary for the
device.3
n*
poly contact
-
p*
poly
Ion-implanted
base and emitter
Figure 2.2 Double-poly PET
(after Tang9)
There are a number of fabrication schemes used for these
devices. In some known processes the extrinsic base regions
are formed by the diffusion of boron out of the p+
polysilicon. The intrinsic base is then formed by the means of
implantation, and lateral diffusion causes the two base
regions to make contact. A spacer oxide grows on the sidewalls
of the polysilicon, which determines the distance between the
base and emitter contacts. The emitter can then be formed with
a second layer of polysilicon by one of the previously
mentioned methods.
2.2 Electrical Characteristics
2.2.1 Performance Necessity
With the lateral scaling of bipolar devices to below a
micron there is a need to decrease the vertical dimension as
well.2 The underlying reason for this is the emitter-base
capacitance, which is comprised of the capacitance between the
emitter and base planes in combination with the capacitance of
the periphery. This peripheral component, which is highest at
the surface, needs to be as small as possible. As the emitter
base junction depth is reduced, however, it becomes close to
the hole diffusion length, LpE, in the emitter. Very little
recombination will then occur causing a steep, linear hole
distribution in the emitter. This is illustrated in Figure
2.3.
Base
metal contacted emitter
polysilicon emitter
-- extended silicon emitter
Figure 2.3 Minority Hole Distributions
(after Ashburn2)
The base diffusion current is proportional to the gradient of
10
this distribution. If a constant doping density in the emitter
is assumed and heavy doping effects are neglected for
simplicity, this current can be expressed as10
Ib = gAEn!-^-(e^-i) (2.D
where AE is the area of the emitter, D.,E the diffusion
constant for holes in the emitter, NdE the donor density in the
emitter, XE the emitter width, and VbZ the voltage across the
base-emitter. An increase in the gradient will, therefore,
cause an increase in the base current .
The common-emitter current gain of a bipolar junction
transistor is expressed as a ratio of Ae collector current to
the the base current .
I^.W&B (2.2)
Ib GN;PpZ
GNB and GNE and D. = and D:,E are the Pummel numbers and the
minority carrier diffusion constants in the base and emitter
respectively It is easily reaAzed that a reduction in the
base current is beneficial to circuit performance.
The base current of a bipolar -unction transistor is
essentially comprised of four component
currents:11
(1) the recombination current in the case region itself,
11
(2) the recombination current in the space charge region of
the emitter-base junction,
(3) the recombination current in emitter region, and
(4) the recombination at the silicon surface or contact.
For state of the art transistors where the base width is
designed to be quite small to limit recombination, and hence
the first component should be minimal. The second component is
important at low injection levels. Recombination in the
emitter region, the third component, is controlled by the
doping level, bandgap narrowing, and hole lifetime in the
emitter. For shallow emitter transistors, the final
component, surface recombination has a significant influence
on the base current .
Referring again to Figure 2.3, the addition of a
polysilicon contact has the effect of extending the length of
the emitter and thus decreasing the hole profile in the
emitter and the base current." In reality the hole density
gradient is not linear due to the characteristics of the
interface and the polysilicon transport. This yields an even
shallower hole profile, resulting in enhanced gain.
Related to the P is the emitter efficiency, y, which
measures the ability of the emitter to inject electrons into
the base of the transistor to be received by the collector.
12
y =
as
InE+ IpE 1+GNBDPE (2 -3)
GUP,*
InE is the emitter electron current and IpE emitter hole
current passing through the emitter-base junction. The
approximation is only valid if heavy doping effects in the
emitter are neglected. In reality heavy doping doping effects
decrease the effective emitter Gummel number, thus reducing
the achievable emitter injection efficiency. For a polysilicon
emitter, the barrier created at the interface blocks the flow
of holes into the emitter yielding a higher emitter
efficiency .
A reduction in the emitter depth is, therefore, possible
without sacrificing performance. The specific mechanisms
behind the gain enhancement are more complex than described
here and are discussed in a following section.
2.2.2 Comparison to Conventional BJT
The electrical characteristics of polysilicon emitter
transistors differ from conventional bipolar junction
transitors in a number of ways. These are namely, an increased
common -emit ter current gain, nonlinear base and collector
currents (double "kinks A in relation to base-emitter voltage,
13
lower temperature sensitivity of current gain, higher emitter
resistances, and better frequency performance.1
The current gain for devices contacted using three
different methods is shown in Figure 2.4. As can be seen the
polysilicon contact exhibits much higher gains. Gains as much
as seven times greater than BJTs with standard contacts have
actually been
reported.12
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Figure 2.4 Current Gain in Relation to Collector Current
(after Ning and Isaac12)
A Gummel plot illustrating the double
"kinks" is shown in
Figure 2.5. The nonlinearity at high Vbi , usually attributed
to standard high level injection effects, is more severe than
in a conventional BJT.
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Figure 2.5 Gummel Plot for PET
(after Selvakumar13)
The emitter resistance, RE, for a polysilicon contact has two
addtional components compared with the traditional BJTA
" ^metal-contact ^poly-emitter "^interface ^wono-emit ter
:2.4
The major contributors to the overall resistance are the
resistance present from the metal contact and the interface.
While the interface may be beneficial in reducing the base
current, it hinders majority carrier electron transport into
the base, increasing the emitter resistance and degrading
circuit drivability.
Higher switching speeds with f-'s as high as 30 GHz have
been achieved using
PETs."'
This is usually attributed to a
narrow base width and a smaller emitter-base capacitance.
15
2.2.3 Polysilicon Emitter Models
There has been a great deal of discussion over the exact
mechanisms responsible for the remarkable increase in current
gain and other electrical peculiarities. One of the first
proposed explanations was smaller bandgap narrowing in the
polysilicon film. Graul et al . first observed that the current
gain of PETs showed a smaller degree of sensitivity to
temperature compared to conventional BJTs.16 They reasoned that
since the major contributer to sensitivity of current gain to
temperature is traditionally a larger amount of bandgap
narrowing present in the more heavily doped emitter compared
to the base, bandgap narrowing in polysilicon must somehow be
different. For the same amount of doping, polysilicon should
show a lesser degree of narrowing than single crystal silicon
of the same doping level. If the emitter and base both have
uniform doping profiles then the current gain for the PET
device can be expressed as:
hFE = hFEOexp [q ( A VgE-A VgB) /kT] (2.5)
where h-E.- is the gain with an equal or no amount of bandgap
narrowing present in the emitter and base. (AvgE < 0) and (Av.,.
< 0) represent the bandgap narrowing in the emitter and base
16
respectively. Graul et al . plotted the results of log current
gain as a function of inverse temperature. The slope revealed
that the PETs had a I (AvgE - AvgB) I 2 6 mV smaller than the
conventional bandgap narrowing of 70 mV. The conclusion was,
therefore, that a smaller amount of bandgap narrowing occurs
in the polysilicon.
Since this time a number of models have substantially
questioned the basis for Graul et al . ' s argument. These
proposed theoretical models can be generally separated into
two groups. The first of these groups are those models based
on barrier theories comprised of either thermionic emission or
tunneling over oxide films or doping segregation present at
the interface, while the second are those based on the
transport of the carriers through the polysilicon film.1 The
models discussed are not broken out into these groups, but are
instead organized in such a manner as to preserve
chronological order of events.
The first of these barrier theories created as an
alternative to Graul et al . ' s theory is De Graaff and De
Groot ' s 'tunnel emitter' model. Previous research by Seto on
polysilicon films showed that the majority of the dopant atoms
lie inside the grains of the polysilcon and not along the
grain boundaries. De Graaff and De Groot, therefore,
emphasized that the emitter doping (IO20 cm"1) of Graul et al's
PETs was high enough to disregard any significant decrease in
17
bandgap narrowing. Instead, they proposed the existance of a
thin interfacial oxide layer between the single crystal
emitter and the polysilicon. This layer should behave as a
tunneling barrier to carriers. The additional observation of
a pile-up of dopant phosphorous atoms at the interface led De
Graaff and De Groot to the belief that the doping level in the
emitter had to be degenerate. The structure and band diagram
for their proposed model is shown in Figure 2.6.
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Figure 2.6 Tunnel Emitter Model Structure/Band Diagram
(after De Graaff and De Groot7)
The phosphorous -doped polysilicon is represented by Wx, the
phosphorous -doped n+ monocrystalline emitter by W2 and the
base by Wb. The interfacial oxide layer is shown with a width
of 8 (20-30 A) . F- and Fp represent the quasi-Fermi levels with
discontinuities of aV and aVp, which occur across the oxide
layer. The n+ regions, with Fn lying above the conduction band
edge, are assumed to be degenerate. Holes and electrons
traveling through the oxide will see a potential barrier of %h
and x~ respectively. Band bending in the monocrystalline
region is denoted by V|/s . The externally applied voltage, Vbe,
to the device is then the sum of the externally applied
voltage V. and aV.. As can be seen the bands bend downwards at
the interfaces of the oxide.
If one assumes that carriers travel through the
interfacial oxide by tunneling then the hole tunnel current
can be obtained by
JpT= ^^f*'dE{fl(E)-f2(E))f\(Ex)dEx. (2-6)
In this equation the Fermi-Dirac distribution functions for
the holes in both regions are represented by f, and f2. Ph
is the hole tunneling probability, m. is the effective hole
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mass, and E:, is the total energy component perpendicular to
the oxide layer. Using Boltzmann statistics for the minority
carriers in the emitter Eq. (2.6) was approximated to be
JpT a <?. -AZ_-AL^exp(^(V--ffs>). (2.7)
2-n.mp NDz 2 kT >
ND2 is the impurity concentration at the interface between the
monocrystalline silicon and the oxide film with the intrinsic
carrier concentration at this same interface being nl2 . The
hole tunneling probability is a function of the oxide
thickness and the barrier height for holes.
Ph * exp(^^/T2V9X/,),sexp(-8v^)
(2
If region W is kept less than .1 micron recombination in that
monocrystalline part of the emitter will be negligible and
the tunnel current is equal to the injected hole current
coming from the base,
_ qn2i0DpE qVjJPT exp(~fcf '
where G_ is the Gummel number in the emitter,
2 0
G'"XN ^exp,-^,A^-*,),
and the bandgap narrowing in the emitter AVa2 is
:2.io:
Au = (^l)in(i^i)2
3i q n
Similarily the electron current density is given by
qnp gV
Jn = ^^exp(-^)
where the base Gummel number, Gb, is
j nib Dn
2.11
'2.12
2 .13
Expressing Gb in terms of the base sheet resistance, pD, and
the base bandgap narrowing the dependence on temperature can
be seen.
<?A VA
Gh = const-^expi- P Jb)T kT
(2 .14)
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The maximum current gain is then
*.____ = "CQnst-^exP<-^^H.a-Avfc-*.>
A. 15!
From Eq. (2.15) it was, therefore, concluded by De Graaff and
De Groot that surface bending V|/s is the reason for the
decreased sensitivity of current gain to temperature. The
enhanced current gains were attributed to the reduced hole
tunneling probability created by the interfacial oxide.
Experimentally determined values for Ph were found to range
from 10"- to IO"3. These small values reduce the base current
to cause a significant increase in hFE . It should be noted that
the interfacial oxide layer also causes a decrease in the
electron tunneling probability P.. and hence an increase in
emitter resistance, which is detrimental to device
performance .
Soerowirdjo and Ashburn have also consistently supported
this theory through experimental
data.17 Devices fabricated
using an HF dip prior to polysilicon deposition continually
showed base currents larger than those of identically
processed devices, except for the replacement of the HF dip
with an RCA clean. The 'tunnel
emitter'
model, however, did
not consider any of the effects due to interface traps, and
recombination at the interface or in the monosilicon. It also
failed to explain the nonlinear I-V characteristics seen with
thick interfacial oxides.
Ning and Isaac did not refute the existance of an
interfacial oxide, however, they believed that its effect on
the common-emitter current gain would be minimal assuming it
to be rather transparent to minority carrier
holes.4 Instead,
they proposed that the transport of holes in the n+ polysilcon
film is different from the transport in n+ silicon with their
'two-region' model.
Three different methods for contacting silicon npn
bipolar transistors as shown in Figure 2.7 were investigated.
A
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Figure 2.7 Three Types of Emitter Contacting Schemes
(after Ning and Isaac4)
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Identical processing was performed up to the contacting of the
shallow 200 nm deep emitter. At this point Al contacts were
formed by deposition, Pd2Si + Al contacts through deposition
and reaction with the silicon, and n+ polysilicon + Al
contacts by deposition of n+ polysilicon followed by a 900C
heat cycle. No intentional interfacial oxide was grown and the
same 900C heat cycle was also performed for the first two
contacting schemes prior to contact formation.
Nearly ideal I-V characteristics were measured for all
devices, leading to the assumption that no significant oxide
layer was present between the polysilicon and monosilicon.
Comparison of the common-emitter current gain for Al and Pd;Si
+ Al devices showed a 25 percent lower gain for Pd2Si + Al
contacts. This was attributed to a reduction in the effective
monosilicon emitter depth due to the silicon consumed during
the formation of the silicide. The decrease in gain is
understandable because as the emitter-base junction depth is
reduced the hole diffusion length (L_ = .4 um) in a heavily
doped emitter becomes larger than the emitter width. In this
instance, very little recombination occurs in the emitter with
the hole distribution being linear, which results in a large
hole current density, Jfl.:, .
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QDrPl
Jp =
NDWE
A.16
In contrast, however the n+ polysilicon + Al contacted devices
exhibited current gains several times larger than Al or the
Pd2Si + Al contacted devices.
Ning and Isaac's 'two region' model is shown in Figure
2.8.
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Figure 2.8 Two Region Model for Shallow Emitters
(after Ning and Isaac4)
The hole tunneling probability was considered to be 1 with
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equal to 0 to represent an interface transparent to carriers.
The ideal hole current density as a function of the emitter
Gummel number is expressed as
JD = -V-exp-
Bh
GE
'
kT
(2.17)
The ratio of the common-emitter current gain for a device
with a polysilicon thickness of Wx to one with a thickness of
0 can be related to the emitter Gummel number as shown.
K=
Ge(Wx)
=
p(fVx)
Ge(P^=0) P(Wl =0)
(2.18)
The hole currents in region I and II are expressed in Eq
(2 .19) and (2.20)
j = gggjgipl
Lpl tanh(WpI/Lpl)
(2.19)
j - an
(P^-Pi)
'p_2 ^p2
K/e2
2 .20
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Solving for the hole distribution with Lp2 > W2 such that
Dpdpn/dx is continuous at the interface yields4
*=l +^tanhA
DpiWz Lpl
A. 21
K = 1+DpzLpi for >,-,,D W x pl1Jpln2
2.22
It can be seen that if the hole diffusion constant D.. is
significantly smaller in the n+ polysilicon compared to the
silicon then the ratio K will be greater than 1. The hole
diffusion constant is related to the mobility through
Einstein's relation.
(2 .23)
Ning and Isaac, therefore, believed that their experimental
findings could be explained by a hole mobility that was
smaller in the n+ polysilicon than in the n+ monosilicon. The
mobility in polysilicon films has been shown to be a function
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of the grain size, grain boundary scattering, and heavy dopant
concentration in the film by other sources.1 Actual majority
carrier Hall mobilities in polysilicon versus silicon are
significantly different.
The consideration of the insensitivity to temperature
discovered by Graul et al . was explained by the temperature
dependence of the diffusion length.
Lp = JkT\ipt/q
(2 .24)
If the Auger recombination, x, and the mobility in silicon, at
high dopant concentrations are independent of temperature, the
diffusion length should decrease with decreasing temperature.
Recombination would then increase in the monocrystalline
emitter and at the interface. PETs and conventional BJTs
should have about the same gain at lower temperatures, but as
the temperature is increased the importance of recombination
in the n+ monocrystalline emitter for PETs will decrease and
they will appear less sensitive to temperature. Additionally,
a comparison of identically processed devices contacted by two
different thicknesses of polysilicon showed a higher base
current for the thin-polysilicon devices. This dependence on
thickness showed clearly that the enhanced gain is not solely
influenced by the interface, but by transport properties of
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the polysilicon as well.
The 'two region' model does not consider the difference
in doping concentrations between regions I and II, and
recombination at the silicon-polysilicon interface. Its
explanation of current gain dependence on diffusion length is
somewhat qualitative. It should also be noted that these
devices did not exhibit the nonlinear Gummel plots
characteristic of polysilicon emitter transistors with
interfacial oxides .
In an attempt to combine several of the proposed effects
into one model Eltoukhy and Roulston proposed a 'unified
PET'
model with the band diagram shown in Figure 2.9.11
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JnT> JpT'- Electron and hole tunnel currents, respectively.
^n> Jrd ' Net recombination current in the neutral region of the
emitter and in the e-b space charge region.
^rg^rb'' Net recombination current at the grain boundary and net
recombination current in the bulk of the grain.
Jc,Jt,: Collector and base current density, respectively.
Figure 2.9 Energy Band Diagram for Unified PET Model
(after Eltoukhy and Roulston11)
The minority and majority tunneling currents JpT and JnT were
first derived.
Jpt = V e
2-lEa-l)/kT e -bh
l-ChkT
, [xp(iS+*.*i___)-.w(4^*s-5%!_Lexp. kJ, kJ. 2 kT kT 2
)]
2.25:
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JnT = A6T2e-VkT e'te,n e 1-CJcT
tp<^^-P<-^-^]
A.
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The quantities bh and Ch are found by
4ti8. 716 rz *
r - 27t5
h~~h~\
2mi
.2.21)
The values b^ and Ce are found in a similar manner where m^ is
the effective mass in an insulator. In Figure 2.9 and Eq .
(2.25) and (2.26), A is the modified Richardson constant, VL
and VR are the potential barrier heights in the depletion
regions just to the left and right of the interfacial oxide,
V. is the voltage drop across the oxide, t, is the difference
between the quasi-Fermi level for electrons and the
conduction band, and <j)L and ())R are the quasi-Fermi level
separations .
Corresponding equations were written for recombination
currents in the monocrystalline and polysilicon regions,
taking into account the number of grains, grain size, and
density of states at the grain boundary in the polysilicon
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film, as well as the fixed charge at the interface. Eltoukhy
and Roulston assumed that the grain boundaries were infinitely
thin. They considered the effects of a smaller minority
carrier mobility in the polysilicon due to carrier trapping at
these boundaries .
Through the consideration of hole and electron current
continuity, Eltoukhy and Roulston solved for the voltage
across the oxide, Vo; for a given doping profile, oxide
thickness, and polysilicon thickness. The complexity of their
equations required the use of a fast, numerical program. In
general, for polysilicon devices with no oxide interface, the
dominant mechanism influencing the injected base current was
the transport in the polysilicon, while for devices containing
reasonable oxide thicknesess less than 60 A, tunneling through
the oxide and transport through the silicon were the
determining factors. If the supply of holes at the interface
is small the current was found to be controlled by transport
in the silicon emitter and if the supply was large the
limiting factor was tunneling. For very thin oxides less than
20 A the polysilicon thickness was found to determine the
current gain, showing the influence of the transport mechanism
in the polysilicon. It was also found that for oxide
thicknesses greater than 40 A the benefit for increasing the
emitter injection efficiency is lost, because a higher applied
voltage is then necessary to produce a substantial
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collector current.
This model supported in part the theories for the
significant increased gains proposed by Graul et al . , De
Graaff and De Groot, and Ning and Isaac. Eltoukhy and Roulston
were able to show a decrease in the base current at higher Vbe
values due to the oxide potential, however, they were unable
to explain the highly nonlinear I-V characteristics seen by
DeGraaff and DeGroot .
Other theories that emphasize the transport properties of
the polysilicon are Fossum and Shibib's 'recombination
velocity'
model and Yu-Ricco-Dutton' s model for PETs.1 Fossum
and Shibib considered an effective recombination velocity, S,
at the interface between the polysilicon and monosilicon in
order to understand the enhanced gain disregarding any effects
from an interfacial oxide. Yu,Ricco, and Dutton also focused
on this concept, however, they included the effects from the
interface into their S expression.-1 They considered two
mobilities, one inside the grains of the polysilicon similar
to silicon and a smaller mobility in the grain boundary
regions. Recombination was allowed inside the grains and in
the interface between the grain and the grain boundary
region. From their analysis they concluded that both the
interface and the characteristics of the polysilicon have the
affect of reducing the minority-carrier surface recombination
velocity which is directly proportional to the base current
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and hence increases the gain. The doping profile in the
emitter was also found to directly determine the maximum,
achievable gain increase.
One of the first explanations for the Gummel plot
nonlinearities was also proposed by Yu and Dutton.19 They found
nonlinear characteristics only in the case of devices
fabricated with a polysilicon contact and no actually
diffusion of emitter impurities into the mononcrystalline
substrate. In this case there is an abnormal distribution of
electrons injected on the base side of the interface. In the
extreme case at high base-emitter voltages a negative
differential resistance region can develop due to a smaller
carrier trap density even with "clean" interfaces explaining
the kinks in the base current .
The possibility of dopant segregation at the interface
between the polysilicon and the monosilicon is also of
interest. Impurities in a polysilicon film segregate at the
grain boundaries. If the interface between the poly and the
silicon is considered to be one large grain boundary then
there should be large amount of dopant pile-up in this
region.1 Neugroschel et al . processed devices with differing
arsenic concentrations for the polysilicon emitter. Identical
"clean" interfaces were used. They showed that the different
arsenic profiles led to a difference in the amount of arsenic
segregation at the interface. From the base current
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measurements, the diffusivity of the minority carriers at this
dopant barrier, and a highly disordered layer 10 nm into the
polysilicon, was shown to be reduced. It was also concluded
that carriers recombine almost entirely in the 3 0 nm region
above the interface. TEM analysis of these samples actually
revealed a grain size of 40 nm in the bulk while close to the
interface it was approximately 4 nm. The most surprising
result from Neugroschel ' s study was the similarity in
electrical characteristics between diodes contacted by metal
and diodes contacted by undoped polysilicon. If the
polysilicon was doped with arsenic, however, the diode showed
significantly lower hole current. Although Neugroschel et al .
calculated a much smaller ratio for dif fusivities (Dpoly/Dsiii..:
= 5 x 10A compared to Ning and Isaac (Dpoly/Dsilicon = .3)",
both results show the importance of transport in the
polysilicon .
Ng and Yang considered the transport of the minority
carrier holes over the barrier due to impurity segregation at
the interface by the means of thermionic emission.20 At the
interface the probability of scattering is small so that
the flow of holes is no longer solely controlled by the drift -
diffusion process. The current is comprised, instead, of the
holes that have enough kinetic energy to travel over the
potential barrier. From the application of the hole current
continuity equation at the interface, it was determined that
the total hole current, Jp, is comprised of the drift-
diffusion current in the monosilicon emitter and the
thermionic emission current over the dopant barrier at the
interface. Figure 2.10 illustrates their relation to the
interface .
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Figure 2.10 Potential Distribution in the Emitter
(after Ng and Yang20)
With these two currents in series Jp is expressed as
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JP- 1
L+J,
Jd Jth
A.2!
where Jd and Jth are given by
Jd = ~^~ [exp(qVBE/kT) -1]
A. 29
and
Jth = A*T2exp(-q$B/kT) [exp (qVBE/kT) -1]
(2.30
Qe represents the charge associated with the majority carrier
electron density in the emitter. The potential barrier, BI
due to the dopant atoms is directly proportional to the peak
doping level at the interface and is given by
(2.31
q
__/
where Ndma:,. is the peak doping level and Nv is the effective
density of states in the valence band. It is, therefore,
apparent from this model that the base current injected into
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the emitter is determined by peak level of impurity
segregation at the interface and the dopant level in the
monosilicon emitter. The nonlinear temperature dependence of
gain can be explained by the fact that the hole current Jp is
closest to the smaller of the two component currents. The
ratio of two currents was found to vary with temperature,
leading to the nonlinear temperature dependence of Jp.
Experimental work performed by Patton et al . and Chen et
al . relating to dopant segregation, showed it to be
influential on the base current.1 Chemical concentrations in
the polysilicon below IO-'0, however, resulted in insufficient
segregation at the interface for barrier formation to affect
the base current . Concentrations above IO-'- provided a barrier
and showed a substantial decline in the base current.
From the studies reviewed it becomes apparent that no one
physical property of the PET is responsible for the increases
seen in the common-emitter gains of actual fabricated
devices. Some general assumptions can be made, however. The
interfacial oxide poses a significant barrier to minority
carrier holes, and to majority carrier electrons, to some
extent. If it is possible for the carriers to overcome this
obstacle, the properties cf polysilicon, including the
thickness and grain characteristics affecting the transport of
the minority carriers, now become a limiting factor. All of
these mechanisms are beneficial in reducing the minority hole
current, with the devices having thick interfacial oxides
exhibiting the highest increases in gain. The concentrations
used to dope the polysilicon/monosilicon still have a
significant influence on the amount of gain that is possible,
in the same way as with the traditional BJT.
2.3 Annealing of the Emitter
2.3.1 Objectives of the Drive-in
After an implantion step the presence of damage in the
silicon creates a region of potential recombination centers or
traps inside the emitter and base regions, which creates
transistor leakage and degrades gain.-1 It is possible to drive
impurities past the damage range if deep junctions are
permissible. Current technology trends, however, require very
shallow junctions.
For a polysilicon emitter, utilizing annealing for
implant damage removal is not as critical an issue compared to
a conventional emitter. Since the emitter is formed by
diffusion into undamaged silicon it is not necessary to move
the emitter-base junction past a damaged area. Of interest,
is impurity activation and conductivity. Impurities implanted
into the polysilicon for emitter fcrmaticn must undergo a
subsequent annealing step for redistribution throughtout the
entire film and diffusion into the mcnocrystalline region, as
well as activation for placement onto substitutional lattice
positions. The diffusion rate of impurities in polysilicon can
be over 100 times greater than that in single-crystal silicon
due to the mechanism of grain boundary diffusion.21 As the
dopant atoms move along the grain boundaries they diffuse into
the grains in a short amount of time where the electrical
mechanisms are essentially the same as in single-crystal
silicon. Phosphorous and arsenic (highest degree) have been
found to precipitate at the grain boundaries, which
predominantly occurs at lower anneal temperatures. When the
dopants move from the single-crystal regions to the grain
boundaries they do not produce free carriers and the
resistivity of the film is dramatically increased. Solutions
to this problem are to increase the grain size, which
decreases the grain boundary density and the associated
trapping of free carriers, increase the dopant concentration,
and finally use a higher temperature anneal for better
activation .
2.3.2 Rapid Thermal Processing
A major dilemma in the use of high temperature processing
for device fabrication has been the control of unwanted dopant
diffusion.1'1,22 While some high temperature steps have been
successfully substituted with a modified lower temperature
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process like low temperature oxidation, other steps continue
to use high temperatures, but for much shorter times.21 Short
duration thermal steps are not possible in traditional furnace
systems since the large mass of the wafer boats, furnace
walls, and susceptor make it difficult to rapidly increase and
decrease temperature. There is also the possibility that wafer
slippage or warpage will occur when the wafers change
temperature too rapidly in a conventional furnace.
Rapid thermal processing exposes the wafers to high
temperatures for just the time necessary to create the
required result.22 It selectively promotes a desired reaction
over an undesired reaction. In the case of arsenic, the
activation energy for removing defects is approximately 5 keV,
while the energy for diffusion is around 4
keV.22,23 From Figure
2.11 it can be seen that a high temperature for a short time
provides the optimum conditions for limited diffusion with no
dislocations .
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Figure 2.11 Optimum Annealing of Defects with
Limited Arsenic Diffusion for a 5E15, 100 Kev
Implant (after Sedgwick22)
In the case of boron, arsenic, and phosphorous, diffusion is
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believed to be enhanced in some part by the presence of
silicon interstitials existing after ion implantation.21 For
boron the activation energy of diffusion is 3.4 keV, while the
removal of interstitials requires an energy of 4.7 keV.22 If
the interstitials are removed early at high RTA temperatures,
boron diffusion will be limited. The time required to actually
place dopant atoms on substitutional sites is quite short
compared to the times for significant diffusion. RTA times
under one minute are often sufficient, with the amount of
dopant activated being dependent upon the temperature used.
The end result is a much greater amount of conductivity is
possible for a particular junction depth with rapid thermal
annealing than with conventional furnace annealing. Although
there has been a substantial study of RTA applied to boron and
arsenic implants, the amount of research involving phosphorous
and antimony implants has been
small.-4
The original work in RTP with the use of laser sources
allowed substrates to be heated to high temperatures in less
than a microsecond.'1 Small laser spot scanning, however,
causes localized thermal gradients creating wafer warpage and
damage. The switch to the incoherent lamp sources such as
tungsten-halogen or arc lamps allowed for the heating of
large areas with only a second required to reach the high
temperature. Wafers in RTP units are thermally isolated so
that the heat they receive is only from radiant sources and
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not conductive in nature and also so cooling is easily
achieved. The components of a rapid thermal processing unit
are shown below in Figure 2.12.
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Figure 2.12 Schematic of a Rapid Thermal Processing Unit
(after Sedgewick22)
Temperature repeatability and uniformity is one the most
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difficult issues concerning RTP.22 Temperature measurement has
to be carefully designed into the systems to provide closed-
loop feedback to prevent undershoot and
Thermocouples in contact with the wafers are common for
temperature measurement, however, at high temperatures their
composition of metal poses the threat of undesirable reactions
in the process chamber that should be avoided. Pyrometers are
typically used at high temperatures. They sense the energy
emitted from the wafer remotely, which is a function of the
wafer temperature. A pyrometer in an RTP unit focuses on the
backside of a wafer, but the chamber reflectivity can have
some effect. The energy that the pyrometer measures is
dependent upon its operating wavelength. Temperature
repeatability is affected by the uniformity across and between
wafers annealed. It is common for the backside of wafers to
lack uniformity since the thickness of deposited films and
finishes vary. In a particular case an oxide film 250 nm thick
created a 40<>C anneal temperature decrease.'2 Polysilicon films
especially tend to amplify the emissivity of a wafer by
interference effects.-- Heavily doped wafers also have a
higher heating rate than lightly doped wafers due to
differing absorption
spectra.23 A measurement of the emissivity
or optical property of the backside of the wafer must be made
for calibration before annealing of actual device wafers, so
that the input power can be
adjusted.22,25
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The change of a wafer's temperature with time is shown in
Eq. (2.32)
dT
_ (l-R) f"dXlx(l-exp(aKd) )
Jodt c
(2.32)
where C is the heat capacity, Ix is the incident radiation
intensity, R is the reflectivity, ax is the absorption
coefficient, and d is the wafer thickness. Required
temperatures can be reached in less than a second.22 Specific
times and temperatures for rapid thermal annealing depend upon
the effect desired. Times less than 5 seconds in current
systems are unacceptable, since they lead to problems with
reproducibility from transient effects at the initial start-up
of the process.213
2.3.3 Breakup of the Interfacial Oxide
The annealing of the emitter not only redistributes the
implanted impurities, it also has a significant effect on the
characteristics of the interface. High transmission electron
microscopy on fabricated devices has provided conclusive
evidence that a breakup of the thin oxide at the interface
occurs for temperatures of 900C and
above.2,3 Before the high
temperature processing step the interfacial oxide is a
46
continuous layer, with its thickness depending upon the
treatment prior to polysilicon deposition. After an anneal at
a temperature of just 900oc an HF etched device will have a
discontinuous oxide layer, thicker than the original native
oxide thickness of approximately 4 to 5 A in some areas and as
thin as 0 A in other areas.2 RCA clean devices with original
oxide thicknesses of 14 to 20 A show little discontinuity. For
an anneal temperature of approximately 1000C HF etched
devices can show balls of oxide as large 50 A in diameter and
areas of regrown polysilicon several hundred angstroms in
length along the interface. At higher temperatures the RCA
clean devices will show the same breakup characteristics as
the HF devices. A higher temperature for the same effect is
necesssary because the initial starting thickness is greater
for the RCA clean devices.
Two phenomena are required for oxide balling-up to
occur.27
The Si-0 bonds must first break and secondly O atom
movement along the interface must occur. Segregated arsenic
or phosphorous atoms at the interface aid in the bond breaking
by diffusing into the interfacial oxide and lowering the glass
transition temperature. The stress of the polysilicon and
silicon materials then induces 0 atom movement.
As mentioned in a previous section tunneling through the
interfacial oxide by both minority and majority carriers is a
significant premise in a number of theories concerning the
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unique electrical characteristics of PETs. As the interfacial
oxide is broken-up, the tunneling barrier height is decreased
or altogether dissolved. Results supporting this have shown
that as the anneal temperature increases the base current also
increases, but the emitter resistance decreases. Base currents
of up to 100 times greater have been found for RCA clean
devices annealed at 1100C compared with corresponding
slightly annealed, control devices.2 Although breaking up the
oxide reduces the possible high gains, the reduction in the
emitter resistance is beneficial to circuit performance. Rapid
thermal annealing has been used for a short time, high
temperature anneal adequate to lower the emitter resistance
with limited junction depth movement.-''"-
2.3.4 Epitaxial Alignment of the Polysilicon
Following the breakup of the interfacial oxide, the
areas of the interface where the monosilicon is exposed to the
polysilicon provide the opportunity for epitaxial alignment of
the polysilicon with the
substrate.2 A single-crystal emitter
created in this manner is termed an extended emitter. Some of
the advantages of polysilicon emitter transistors are still
present with this approach. The depth of the emitter into the
substrate is still shallow, thus the peripheral component of
the emitter-base capacitance is still small. Additionally, a
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larger degree of control and reproducibility exists for the
current gain since the uncertainty of the interface influence
is diminished.
Epitaxial alignment proceeds in columns growing from the
polysilicon-silicon interface towards the device surface at a
rate of several hundred A/min.29 When temperatures are as high
as 1100C, the original oxide layer is completely broken-up
into balls with almost all of the interface being oxide-free.
The rate of alignment is influenced directly by the
temperature and degree of dopant concentration in the
polysilicon. The use of low drive-in temperatures in
conjunction with low impurity concentrations such as 1000C
and 101? atoms/cm', respectively, yield a small amount of
epitaxial alignment. High temperatures and impurity
concentrations of 1150C and 5 X IO20 atoms/cm3, respectively,
lead to complete epitaxial alignment with a low degree of
defects .
When the average grain size of the film exceeds the
original polysilicon thickness the degree of epitaxial
alignment is determined from the integrated yield, which is
the integral of the ion channeling spectrum for the
polysilicon thickness over the random spectrum. In devices
tested the base current has been found to be independent of
the integrated yield. The base current is most likely so
dominated by Auger recombination due the high dopant
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activation in the emitter that the actual characteristics of
the regown material have little effect. RTA again makes it
possible to use the required high temperatures to cause
epitaxial alignment with very little emitter-base junction
movement .
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3.0 Experimental Design
3 . 1 Test Chip Layout
A polysilicon emitter test chip was designed using Mentor
Graphics Chipgraph software on the Apollo workstations at
RIT's Computer Engineering Lab. A PET process was created for
layout consisting of -the following six levels; collector,
base, buried contact, emitter, contact cut, and metal.
Vertical npn and lateral pnp transistors as well as parametric
structures for characterization were designed.
The chip design includes a series of vertical npn
transistors with emitter windows ranging size (width by
length) from 6 by 6 microns to 30 by 240 microns,
respectively. There is also an extremely large npn transistor
with an emitter dimension 100 by 100 microns for inline beta
measurement. The collector regions extend past the base no
less than 10 microns. This should insure that the collector-
substrate and collector-base depletion regions do not come in
contact. The base regions extend a minimum of 10 microns past
the buried contact level. The polysilicon also overlaps the
buried contact by a minimum of 10 microns for any of the
designs. 10 microns was chosen as a minimum to allow for
alignment tolerances, resist flow during postbake, and
resolution in the lithographic steps. Lateral diffusion of the
collector should be larger than the base making this extension
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somewhat bigger. These dimensions should insure higher yields
with an acceptable degree of device parasitics. Contact cuts
to the different device regions range from 6 to 10 microns.
Their size in a conventional process controls the smallest
emitter dimension possible, however, the contact cut of 6 by
6 microns was possible for the 6 by 6 micron emitter since the
polysilicon overlaps the buried contact level. Contacts to
the collector and the substrate are also designed to be
implanted at the same time as the emitter and base,
respectively, to form low-resistance ohmic contacts. In order
to avoid aluminum spiking of the shallow emitter-base junction
during sintering, transistors with contacts to the polysilicon
directly over the junction and contacts to the polysilicon
offset from the junction were created. Contacting the
polysilicon over field oxide regions may add some series
resistance .
The lateral pnp transistors were designed with base
widths ranging from 2 to 10 microns. The actual base width
will be reduced by two times the lateral diffusion of the
base. These devices were included to offer additional design
options for the developed process, but were not optimized
since the lower mobility of the minority carrier holes in the
base limits their high speed performance compared to the
vertical npn devices. Contact cuts were designed with a
minimum dimension of 10 microns.
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Parametric structures to aid in characterization were
also designed. An array of 6 by 6 micron cross-bridge Kelvin
resistor structures, with diffusion region overlaps ranging
from 2 to 15 microns, were designed for measuring the contact
resistance of metal contacting the emitter, base, and
collector, as well as the metal contacting the polysilicon
over the thin and thick oxide regions . Van der Pauw sheet
resistance structures and resistors of approximately 40, 80,
and 266 squares for emitter, base, base pinch, collector, and
polysilicon over thin and thick oxides were created. Separate
emitter-base and base-collector diode structures also exist.
In addition to these, capacitance structures for metal to
substrate, collector, base, emitter, and polysilicon; and
polysilicon to substrate and collector are also available on
the test chip.
Alignment marks were made at the collector and base
levels; and alignment verniers and resolution structures were
also added for all levels. The actual chip design layout is
shown in blocks in Appendix A.
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3.2 Device Simulation Using SUPREM
One dimensional process simulation for the vertical npn
PETs was performed using Stanford University Process
Engineering Model III (SUPREM) . The process simulated was a
fully implanted isolated collector process. No buried layers
or epitaxial layers were used because RIT does not yet have
epi capability and once the rapid thermal processor is
installed this process should be fully implementable at RIT.
Instead an n well was used as the collector. Less area is
needed for such a process compared with the standard buried
collector process that requires a p-type isolation around each
collector. A disadvantage of this approach is a higher value
of collector resistance.
Phosphorous P-'1 was chosen as the dopant species for the
collector and emitter regions. Its fast-diffusing nature is
suitable for formation of the collector well . Arsenic being a
slower-dif fuser may be more suitable for emitter formation,
however, the safety concerns of this source have made it
unavailable at RIT. In addition, after a thorough search on
RTP material, an extremely limited amount of research was
found to exist on rapid thermal processing of phosphorous
implants. This work may, therefore, be helpful to others in
this respect.
BF:+
was chosen as the dopant species over
B11 for
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formation of a shallow base. B11 is a light ion and will cause
crystalline defect damage instead of amorphous layer damage.
This damage must be annealed at a temperatures above 900c
which can cause a large degree of dopant diffusion. BF2+ has
about a five times higher mass than B11-, The projected range
for the same energy is, therefore, much less with BF2+ (as
small as .03 microns) .
BF2+
causes a large degree of amorphous
damage, which can be annealed at lower temperatures. The
amorphous layer also decreases the opportunity for channeling
to occur, thus decreasing junction depth.
Six separate cross sections were simulated. These
included regions under the emitter, under the extrinsic base,
under the polysilicon and extrinsic base, under the collector
outside the base, under the collector contact, and outside the
collector well. Simulations for electron and hole
distributions and base resistance were also performed.
The first objective of the simulations was to determine
the best drive-in times for the base and emitter for a range
of base doses that would achieve a narrow base width with a
large enough integrated base doping to avoid punchthrough of
the base at operating voltages of 5 to 10 volts. The Early
voltage of a device is known to decrease in magnitude with
decreased base doping also, so this had to be taken into
consideration. Simulations were performed for base doses
between 5E12 to 3E14 ions/cm2. These ranges were based upon
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documented work at other research centers, and on an earlier
attempt at PETs at RIT, where it was concluded that a base
dose of 1E14 ions/cm2 for around the same base widths designed
in this process, was too high to achieve desirable gains.30 The
transistors of this earlier investigation had Early voltages
as large as 417 volts and did not punchthrough. The depletion
widths into the base side of the base-collector junction, XpBC,
and into the base side of the emitter-base junction, XpEB, for
the planned collector, base, and emitter doping concentrations
for an applied voltage, VCE, of 5 volts were tabulated. This
was done to check for possible punchthrough. The lowest, worst
cases for the integrated base were approximated from SUPREM
profiles for each different base dose. VBE was assumed to be
.7 volts, leaving VCB equal to 4.3 volts. The results are shown
in Table 3.1 with the equations used following the table.
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Table 3.1 Tabulation for Punchthrough
Base Dose
ions /cm2 ions /cm3
"DC ' NDE
ions /cm3
XpBC
microns
*S>EB
microns
5E12 1E16 5E15,9E18 .47 .15
8E12 3E16 5E15, 9E18 .18 .091
1E13 5E16 5E15, 9E18 .071 .073
5E13 8E16 5E15, 9E18 .065 .059
8E13 9E16 5E15, 9E18 .062 .056
1E14 1E17 5E15, 9E18 .056 .054
3E14 3E17 5E15,9E18 .020 .033
57
^pBC
^i(J_+_l- - (3-1}
^m^dcN <? MDC N^
~::i(^-+^)*(4>M-vA)
x, - N"pEB
W_s+_c\
^ = Atln(^) (3.2
^ __22
5E12 ions/cm- was determined to be too low a base doping
to avoid punchthrough. 8E12 ions/cm- appears a little risky
when looking at SUPREM calculated base widths. Expecting wider
widths than SUPREM calculated, as has been shown in the past,
this dose was still attempted on a few wafers as an extreme
case. The actual dopings focused upon were then 8E12, 1E13,
5E13, 8E13, 1E14, and 3E14 ions/cm2. All these doses have a
simulated integrated base between 1E12 and 5E13 ions/cm-.
Simulation input files and profiles are shown in Appendix B.
Another difficulty in achieving a shallow base width was
the requirement of a suitable oxide thickness grown above the
base. This oxide had to be thick enough to prevent etching the
bare silicon during the patterning of the polysilicon and the
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diffusion of phosphorous into areas where the polysilicon was
not over the emitter. LTO could have been chosen for this
oxide, but a certain amount of thermal oxide is necessary
before LTO can be deposited. LTO is also of poor quality for
an interlevel oxide. This oxide growth, however, causes
enhanced diffusion, creating a deeper base-collector junction.
From simulation it was determined that the phosphorous
diffused 300A into the oxide over the base during the emitter
anneal. This was considered in determining the actual base
anneal process.
3.3 Device Fabrication
The steps for fabrication of the two process lots will
now be described and illustrated. A second lot was started
when it was determined from inline process measurements that
the base-collector junction depth of the first lot had become
to deep to expect high gains. Adjustments were then made to
the base drive-in process for the second lot. The majority of
the steps for the two separately processed lots are similar.
Steps that differ, however, will be clarified. Specific
details of the processing steps including control wafer flow
are included in Appendix C. Film thicknesses, junction depths,
and sheet resistance measurements for controls at each level
are included in Appendix D.
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The first lot consisting of twelve device wafers and
fifteen control wafers and a second lot of twelve device
wafers and thirteen controls were scribed for identification.
These starting substrates were p-type with a resistivity of 5-
15 ohm-cm. The wafers were then four point probed to determine
the specific resistivity of each. Prior to the collector
masking oxide or field oxide growth a standard RCA clean was
performed. Wafers were then oxidized at 1100C for 110
minutes. A rather thick target of around .7 microns was used
to establish a significant step height difference between this
oxide and the oxide to be grown over the collector, so that
the alignment mark would be clearly visible for later
lithography levels.
For all wet oxidation steps, including this one, a method
of drip oxidation was utilized. In this method, DI water was
dripped through an adjustable pipet and through a hose into a
cleanly etched furnace tube with dry 02 flowing. All aparatus
was cleaned prior to use. The drip rate used was 40 drops per
minute to achieve saturation in the tube. The goal was to
introduce H20 into the 02 gas stream without the use of the
bubbler method, which is a possible source of contamination.
This should help improve the base current non-ideality factor
towards a value of 1. Preliminary experiments showed growth
rates to be quite similar to the bubbler method. Thickness
uniformity results are shown in Appendix D.
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Figure 3.1 Cross Section after Field Oxide Growth
Collector regions were then patterned with resist and
etched in the oxide, with the photoresist left on to mask the
collector implant. Phosphorous
P:,; ions were implanted at a
dose of 8E12 ions/cm2 and an energy of 110 KeV. The resist was
then removed.
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N TYPE COLLECTOR IMPLANT OXIDE
Figure 3.2 Cross Section after Collector Implant
A standard RCA clean was performed on all wafers prior to the
collector drive-in. The drive-in was performed for 2800
minutes at 1125C.
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Figure 3.3 Cross Section after Collector Drive-in
Base regions were patterned with resist and etched in the
thermal oxide grown over the collector regions. The resist was
again left on to mask the implant. Boron
BF2+
at an energy of
3 5 KeV was then implanted into two wafers for each of the
doses 8E12, 1E13, 5E13, 8E13, 1E14, and 3E14 ions/crrf for the
first lot, and into four wafers for each of the doses 8E12,
5E13, and 1E14 ions/cm2 for the second lot. The resist was
then removed.
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Figure 3.4 Cross Section after Base Implant
A standard RCA clean was performed on all wafers prior to
the base anneal/drive-in. The drive-in was performed for 55
minutes at 900C for the first lot. Control groove and stain
results showed that the base-collector junction depth was over
a micron for almost all doses. Simulations did not show such
a large degree of diffusion, although previous experience has
yielded slightly deeper junctions than SUPREM showed.
Oxidation enhanced diffusion was thought to be the problem in
part. A requirement of at least 350 A of oxide is necessary in
order to protect the bare silicon on the outer edges of the
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wafer from the bull's-eye effect of the RIE during the
polysilicon etch step; and to prevent phosphorous diffusion
into the areas below this thin oxide under the polysilicon. A
certain amount of oxide will be lost at the edges of the
wafer, while the polysilicon in the center completely etches
in the RIE. This thickness was determined from SUPREM
simulation which showed significant phosphorous diffusion into
this thin oxide and from experimental inline data after the
RIE step (shown in Appendix D) . The process was then modified
to 50 minutes at 850C for the second lot. Preliminary
experiments showed the oxide grown would be thick enough.
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Figure 3.5 Cross Section after Base Drive-in
The buried contact level was then patterned with resist
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and etched in the oxide over the base regions and the resist
was removed.
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Figure 3.6 Cross Section after Buried Contact Formation
A special RCA clean was then performed on all wafers .
The HF dip was the first step and was performed for 15 seconds
for the first lot and only 5 seconds for the second lot to
avoid unnecessary etch of the thin base oxide. The wafers were
then placed in the APM solution for 10 minutes and the HFi:
solution for 10 minutes to grow the thin interfacial oxide
Polysilicon was deposited at 610QC with a target thickness of
4000 A.31 A thick polysilicon thickness was used to prevent any
possible onset of junction spiking during sintering and also
to limit the base current. Special controls were prepared with
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a 1000 A of oxide in order to measure the thickness of the
polysilicon.
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Figure 3.7 Cross Section after Polysilicon Deposition
The polysilicon was then implanted with phosphorous P- '
at an energy of 45 KeV and dose of 4E15 ions/crrr for the first
lot and at 40 KeV and 5E15 ions/cm- for the second lot. A
special undoped, p-type, silicon control wafer was also
implanted as a substitute for future measurement of the
thickness of the oxide on top of the polysilicon during the
emitter drive-in, which can not be measured on the nanospec .
Oxidation rates of this wafer may be slightly greater than
that of polysilicon doped to the same level, however, the
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ratio of the amount of poly consumed during oxidation to the
oxide thickness grown is very similar to that of single crytal
oxidation. 21
N TYPE IMPLANTED POLYSILICON
INTERFACIAL OXIDE ( 8-14 A)
OXIDE
Figure 3.8 Cross Section after Emitter Implantation
The polysilicon was then patterned with resist and etched
in the RIE for just the precise time necessary to clear in
order to avoid possible etching of bare silicon areas on the
edges. The resist was then removed.
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Figure 3.9 Cross Section after Emitter Patterning
A standard RCA clean was then performed. At this point in
the process the device wafers were divided into groups for the
emitter drive-in. Since the first lot contained two wafers for
each base dose, six wafers were annealed with the furnace
process of 120 minutes at 875C, while the other six wafers
were rapid thermal processed at 1000C for 20 seconds. In the
second lot three wafers were furnace annealed for 120 minutes
at 875C, while the remaining wafers were rapid thermal
processed in groups of three at 950C, lOOOoc, and 1050OC for
20 seconds. The selection of an emitter drive-in processes was
based upon SUPREM results and previously performed research
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relating RTP to bipolar devices.31,32,33,34 Most previous research
on RTP of PETs involves arsenic emitters, so the higher
diffusivity rate of phosphorous was considered. A range of RTP
temperatures was used to study the affect of temperature on
the interfacial oxide and current gain.
Wafers that received the RTP process were first furnace
annealed at 800C for 40 minutes to grow some thermal oxide to
prevent severe surface leakage. This thermal step also served
to redistribute the impurities prior to RTP. Low temperature
oxide was then deposited on top of the thermal oxide at 400c
with a target thickness of 3000A. The thermal oxide and LTO
acted as a capping oxide to prevent outdiffusion in the RTP
process. The rapid thermal anneal process also served as the
densification step for the LTO.
THERMAL OXIDE
SLIGHTLY ANNEALED POLYSILICON
THIN THERMAL CAPPING OXIDE
Figure 3.10 Cross Section after LTO Deposition
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The rapid thermal processing was conducted at Cornell
University with an AG Associates Heatpulse 610 RTP. Nitrogen
was used as the process gas. The first step performed was to
make sure the displayed temperature for the thermocouple wafer
inside the process chamber read the same as an external
digital multimeter when the program selection was set for
thermocouple temperature monitoring. This made sure that the
delicate thermocouple wafer was functioning. After this the
pyrometer was checked against the thermocouple wafer by
displaying the thermocouple temperature reading when the
program selection was set for the pyrometer. On average when
the pyrometer reached its steady state temperature value set
in the program the thermocouple read 13 to 16C higher.
A major dilemma was to decide which source of temperature
measurement was most accurate. Pyrometer readings vary with
the backside of the wafer surface. So if one calibrates the
pyrometer using the bare undoped thermocouple wafer, an actual
device wafer with various backside films will most likely be
different. Laying the device wafer on top of the thermocouple
wafer is also another possibility. However, the device wafer
is not in direct contact with the thermocouple wafer so the
temperature of the device wafer is also most likely different
from the thermocouple reading. An ideal situation would be to
have a thermocouple embedded in the top surface of each device
wafer where one is really concerned with the temperature. This
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is obviously an unrealistic solution. Some systems, however,
come with a thermocouple that makes contact with each
individually processed wafer. This was not available with the
system used. Lot #1 was processed with the pyrometer and the
thermocouple wafer taken out, while lot #2 was processed using
the thermocouple by laying each sample on top of the
thermocouple wafer. It was also found to take 3-4 seconds to
reach the temperature setting after the steady state cycle
was started. The actual anneal time in the program was,
therefore, set to 25 seconds in order to have 20 seconds of a
constant temperature.
Programs are shown in Appendix C. Five parameters set in
the program are; T_sw, which is the temperature of the first
lamp intensity used to initiate steady state, Gain, the
correction factor applied to the lamp intensity to maintain
steady state, DGain, the frequency at which the temperature
profile signal is looked at in order to avoid overshoot or
undershoot, Iwarm, the lamp intensity value of previously
processed wafer, and Icold, the first lamp intensity value of
steady state for the first wafer processed. The last two
parameters are calculated by the unit, while the first three
parameter were set based upon previous operation of the unit.
Initially for the first lot of furnace annealed wafers,
the large dimension vertical npn transistor for measuring
inline beta was measured for the bottom inch of chips on all
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device wafers. The oxide on top of all contact areas was first
etched off for this bottom inch. One transistor had a measured
gain of 17, on the wafer with a base dose of 8E12 ions/cm-.
However, the severe surface leakage between the probes made
bare silicon probing difficult and few working devices were
obtained.
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Figure 3.11 Cross Section after Emitter Drive-in
The contact cut level was then patterned with resist and
etched in the oxide over the emitter, base, collector, and
field regions. The resist was then removed.
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ANNEALED POLYSILICON EMITTER
Figure 3.12 Cross Section after Contact Cut Formation
A standard RCA clean was performed on all wafers. Finally
aluminum with 1% silicon to prevent junction spiking was
sputtered on the device wafers.
ANNEALED POLYSILICON EMITTER
Figure 3.13 Cross Section after Metal Deposition
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This aluminum metal level was then patterned with resist
and etched in phosphoric acid. After inspection a large amount
of haze or dust appeared all over the wafers. This was
determined to be the 1% silicon left on top of the oxide after
the aluminum had been etched away. A polysilicon etch solution
was used to remove the haze and the resist was then removed.
No blackening of the aluminum pads was noticed so the resist
masked the polysilicon etch well. The wafers were first tested
before any sintering process. Wafers were then sintered
cautiously to avoid spiking of the emitter-base junction.
ANNEALED POLYSILICON P* SUBSTRATE CONTACT
N. COLLECTOR CONTACT
OXIDE BASE CONTACT j EMITTER CONTACT
Figure 3.14 Cross Section of Completed Devices
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4.0 Results
4.1 Electrical Characterization Procedure
In order to evaluate the designed process, all wafersfrom
each lot were tested using an HP 4145B Parameter Analyzer. The
vertical npn transistors as well as the lateral pnp
transistors were examined. All of the different designs for
the transistors were tested on at least one of the best
yielding wafers to verify the designs themselves. Some of the
parametric structures such as the Van der Pauws and diffused
resistors and some cross-bridge Kelvin resistor structures
were also measured. Additional structures on the test chip
that were not tested were provided for future work.
The vertical npn transistors were evaluated on the basis
of the maximum common -emit ter current gain, the Early voltage,
the product of the maximum gain and the Early voltage,
breakdown voltages, the base current non-ideality factor, and
the collector currents with emitter open-circuited and the
base open-circuited.
The common-emitter gain was previously defined in the
background section. Its maximum value, (3max, is limited at high
values of I. due to the Kirk effect. Ac high collector current
the density of electrons on the collector side becomes
comparable with the collector doping level. This lowers the
electric-field gradient in the cc.lector-base junction,
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widening the base width and, therefore, decreasing the gain.
The Early voltage, VA, is a measure of the effect of the
decreasing base width caused by the encroaching base-collector
depletion region in the forward-active mode. This base-width
modulation is expressed as
AV*= c
A
(AliP
'
(4>1
This value is experimentally obtained by taking the intercept
of the characteristics with the VCE axis.
BVEB0 is the breakdown voltage of the emitter-base
junction when the collector current is 0. BVCBC, is the
breakdown voltage of the collector-base junction when the
emitter current is 0. BVCE0 is the breakdown voltage when a
voltage is applied between the collector and emitter with the
base current equal to 0 . The first two breakdown voltages are
avalanche limited, while the third is limited by either
avalanche or punchthrough. The collector-substrate breakdown
voltage is also of importance.
The base current non-ideality factor, r\, is expressed as
1
VI* (4.
lnlO
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This gradient of IB for this equation is obtained from the
Gummel plots.
The collector current with the emitter open-circuited,
ICB0, is also referred to as the collector-base junction
saturation current. This leakage current was measured at a
collector-base reverse bias of 5 volts.
4.2 Electrical and Final Inline Results
Before mentioning the outcome of electrical test, a
summary of the the final inline process data will be made.
Appendix D shows the detailed sequential inline process
results. The junction depth readings were made as accurate as
possible. Do to the nature of groove and stain measurement
technique and the shallowness of these junctions, however,
there may be some error in the va_ues . In order to determine
Xjeb, the depth of the n+ region into the base was measured
which includes the poly and monosilicon. Since the interface
between the polysilicon and the mcnosilicon was not visible,
the monosilicon depth is just the depth cf the n+ region with
the polysilicon thickness subtracted. The polysilicon
thickness is known from taking the original deposition
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thickness minus the loss of thickness during oxidation.
Furnace annealed wafers and RTP wafers have different poly
thicknesses. This method is shown in the Appendix D. The
groove and stain junction depth values for both lots are shown
in Table 4.1 and Table 4.2.
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Table 4.1 Final Junction Depths for Lot #1
Base
Dose
Ions/cm2
Emitter
Anneal
Emitter-
Base
microns
Base-
Collector
microns
Collector-
Substrate
microns
8E12 Furnace .25 .40
8E12 RTP
1000C
.16 .51
1E13 Furnace .22 .59
1E13 RTP
1000C
.10 .58
5E13 Furnace .14 .66
5E13 RTP
1000C
.26
8E13 Furnace .19 .70
8E13 RTP
1000C
.16 .64
1E14 Furnace .16 .76
1E14 RTP
1000C
.15 .73
3E14 Furnace .10 .77
3E14 RTP
1000C
.20 .71
Furnace 6.52
1
RTP
1000C
6.46
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Table 4.2 Final Junction Depths for Lot #2
Base
Dose
Ions/cm2
Emitter
Anneal
Emitter-
Base
microns
Base-
Collector
microns
Collector-
Substrate
microns
8E12 Furnace .21 .67
8E12 RTP
950C
.23
8E12 RTP
1000C
.30 .45
8E12 RTP
1050C
.29
5E13 Furnace .19 .87
5E13 RTP
950C
.23
5E13 RTP
1000C
.14 .64
5E13 RTP
1050C
.28
1E14 Furnace .17 .90
1E14 RTP
950C
.23
1E14 RTP
1000C
.23 .71
1E14 RTP
1050C
.26
Furnace 7.18
RTP
1000C
7.11
The final control wafer emitter and base sheet resistance
measurements for both lots are shown graphically in Figures
4.1 - 4.4. The values are also listed Appendix D.
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BASE SHEET RESISTANCE AFTER EMITTER ANNEAL
BASE ANNEAL -OOOC/55 MINUTES) FOR LOT* 1
COMPARISON OF EMITTER ANNEAL (FURNACE VERSUS RTP)
BE12 1E13 5E13 8E13
BASE DOSE IN IONS/SQ.CM
RTP 1000C 20 SEC
FURN. 875C 120 MIN
1E14
650
3E14
Figure 4.1 Control Wafer Base Sheet Resistance
for Lot #1
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Figure 4.2 Control Wafer Base Sheet Resistance for Lot #2
EMITTER SHEET RESISTANCE AFTER EMITTER ANNEAL
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Figure 4.3 Control Wafer Emitter Sheet Resistance for Lot #1
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Figure 4.4 Control Wafer Emitter Sheet Resistance for Lot #2
Van der Pauws and differently sized diffused resistors
were measured in order to determine sheet resistance on the
actual device wafers. The Van der Pauws and resistors appeared
to have metal opens problems due to step height coverage over
oxide on some structures on some wafers. In these instances
the probe had to be positioned on a metal line and not a pad.
This was easiest to do for the diffused resistors, so in order
to make a valid comparison across both lots for all types, the
longest diffused resistor of 266 squares was measured.
Collector and base pinch resistors were designed. However, the
collector resistor was designed without the n+ poly on top,
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unlike the collector contacts so in order to etch deep enough
through the field oxide, an over etch of the other contact
cuts would have occurred. The collector resistors were found
to be open. The base pinch resistors yielded extremely low
sheet resistance values, and it was discovered that a design
error caused shorting to the poly. These two errors should be
fixed on a redesign of the mask set.
A few cross-bridge Kelvin resistors were measured on one
wafer in order to get an idea of the contact resistance. These
ranged from 55-90 ohms. The contact size was the same as used
in the diffused resistors. Contact resistance depends on the
contact size and geometry as well as the semiconductor sheet
resistance. Therefore, the contact resistance would be
different for each different underlying diffusion and on every
differently processed wafer. To substract a general average
contact resistance for each resistor would be incorrect. Due
to testing time constraints and the fact that a long resistor
was measured, in depth contact resistance testing was not
performed and some small error in the sheet resistance values
is acknowledged. The averaged values for these diffused
resistors after sinter, which includes the contact resistance,
are shown in Tables 4.3 and 4.4. Stars indicate that the
resistor characteristic was curved and, therefore, the data
may be unreliable.
Table 4.3 Diffused Resistors Rs for Lot #1
Base
Dose
lons/cm2
Emitter
Anneal
Emitter
ohms/sq
Base
ohms/sq
Poly over
Thin
Oxide
ohms/sq
Poly over
Thick
Oxide
ohms/sq
8E12 Furnace 508 9211 602 553
8E12 RTP
1000C
235 5602 246 249
1E13 Furnace 549 4925 677 673
1E13 RTP
1000C
236 3756 242 247
5E13 Furnace 391 1132 563 560
5E13 RTP
1000C
230 1086 243 238
8E13 Furnace 343 620 549 545
8E13 RTP
1000C
211 695 249 250
1E14 Furnace 387 801 699 553
1E14 RTP
1000C
241 665 303 285
3E14 RTP
1000C
244 290 251 256
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Table 4.4 Diffused Resistors Rs for Lot #2
Base
Dose
Ions/cm2
Emitter
Anneal
Emitter
ohms/sq
Base
ohms/sq
Poly over
Thin
Oxide
ohms/sq
Poly over
Thick
Oxide
ohms/sq
8E12 Furnace 56 2541 * 317 380
8E12 RTP
950C
262 17896 * 267 263
8E12 RTP
1000C
35 29474 * 216 214
8E12 RTP
1050C
5 14248 * 139 136
5E13 Furnace 247 4060 500 485
5E13 RTP
950C
235 2876 244 244
5E13 RTP
1000C
138 2962 211 208
5E13 RTP
1050C
106 3000 118 117
1E14 Furnace 232 2534 402 391
1E14 RTP
1000C
135 1741 196 192
One way to determine the individual monosilicon emitter
sheet resistance is to consider that the measured emitter
sheet resistance is the polysilicon sheet resistance in
parallel with the monosilicon emitter sheet resistance.
Therefore, if one knows the polysilicon sheet resistance over
oxide, and if one also knows the combined sheet resistance of
the two, then the sheet resistance of the monosilicon emitter
alone can be determined using the relation below.
(4.3)
s (poly\ \monosilicon emitter) s (poly alone) ns (emitter alone)
The depth of the emitter into the monosilicon can then be
found by approximating the phosphorous impurity profile as a
step junction. Considering that the concentration of
phosphorous in this area is greater than boron by at least
three orders of magnitude, the resistivity is found from the
following equation if the mobiltity is read from the relation
of mobility versus total impurity concentrationA
(4.4)
WiP
The thickness of the emitter is then expressed as
Thickness = -- (4-5:
Using approximated total impurity concentrations of 9E18 and
1E19 atoms/cm3, the mobility of electrons was read as 125 and
120 crrr/Vsec for the first and second lots respectively.
The resistivity was calculated to be 5.6E-3 ohm-cm for the
first lot and 5.2E-3 ohm-cm for the second lot. The calculated
results for monosilicon emitter sheet resistance and junction
depth using this calculated resistivity are shown for both
lots using the diffused resistor data in Table 4.5 and 4.6.
Table 4.5 Lot #1 Calculated Monosilicon Emitter Sheet
Resistance and Junction Depth
Base
Dose
Ions/cm2
Emitter
Anneal
Emitter
Sheet Rho
ohms/sq
Junction
Depth
microns
8E12 Furnace 4195 .013
8E12 RTP
1000C
4483 .012
1E13 Furnace 2941 .019
1E13 RTP
1000C
6424 .009
5E13 Furnace 1285 .044
5E13 RTP
1000C
5039 .011
8E13 Furnace 920 .061
8E13 RTP
1000C
1353 .041
1E14 Furnace 1014 .055
1E14 RTP
1000C
1337 .042
3E14 RTP
1000C
6198 .009
on
Table 4.6 Lot #2 Calculated Monosilicon Emitter Sheet
Resistance and Junction Depth
Base
Dose
Ions/cm2
Emitter
Anneal
Emitter
Sheet Rho
ohms/sq
Junction
Depth
microns
8E12 Furnace 67 .78
8E12 RTP
950C
23143 .002
8E12 RTP
1000C
42 1.24
8E12 RTP
1050C
5.1 10.2
8E13 Furnace 495 .12
5E13 RTP
950C
6371 .008
5E13 RTP
1000C
403 .13
5E13 RTP
1050C
1042 .050
1E14 Furnace 558 .093
1E14 RTP
1000C
434 .12
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It was found that the vertical npn transistors of the
first lot yielded much lower gains compared to the second lot.
In depth testing was, therefore, primarily focused on the
second lot. No working pnp transistors were found on either
lot. Almost all of the many different designs for vertical npn
transistors tested on two of the best yielding wafers worked.
The devices that had aluminum directly over the junction and
devices that had the aluminum offset from the junction to
prevent spiking both functioned. A few devices that did not
work were found to have either a missing contact cut or metal
which was left out by mistake at the time the test chip was
created.
For the purpose of making a fair comparison of parameters
between wafers, independent of the transistor design, one
transistor that seemed to consistently yield was tested in
depth on all wafers. The designed dimensions of this
transistor in microns are an emitter 10 by 100, a base 100 by
155, and a collector 180 by 205. This transistor had aluminum
directly over the junction. It is shown in Appendix A with a
star next to it.
In order to get all the data before possible destruction
during sinter, all the measurements were made for the first
lot before sinter. Most of the measurements for the second lot
were made before sinter, except for some maximum gains. The
transistors did not function for some wafers after sinter for
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the second lot so a few maximum gains were not obtainable. In
these cases an Early voltage and corresponding gain are still
available. The sinter process apparently destroyed some of the
transistors, although strangely, the emitter-base diodes
appeared to work for these devices. The shallow base-collector
junctions which had aluminum directly over the junction may
have been spiked instead. The resulting average values for the
investigated parameters described in the characterization
procedure in Table 4.7 and Table 4.8. Dotted lines indicate
that the parameter is not available due to failure of
transistor operation for the wafer, while a star indicates
that the value is not a maximum gain, but just the best
measured gain from a transistor characteristic for the wafer.
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Table 4.7 Vertical Npn Parameters for Lot #1
Base
Dose
Ions /cm2
Emitter
Anneal
P
V V
BVCB0
V
BVCE0
V
BVEB0
V
8E12 Furnace >100 29.4 2
8E12 RTP 100 0C 11.6 129 >100 26.7 7
1E13 Furnace 20.4 158 >100 31.1 30
1E13 RTP 100 0C 18.8 128 >100 26.3 7
5E13 Furnace 4.6 249 >100 27.4 6
5E13 RTP 1000C 14.1 112 >100 24.4 7
8E13 Furnace 2.6 68.8 >100 18.5 3
8E13 RTP 100 0C >100 25.3 3
1E14 Furnace .36 32.1 >100 25.7 4
1E14 RTP 1000C 4.5 114 >100 25.0 5
3E14 RTP 1000C 1.6 154 >100 25.5 4
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Table 4.8 Vertical Npn Parameters for Lot #2
Base
Dose
Emitter
Anneal
&___* vA 3 *
vA
BVCB0,
* CEO '
BVEB0
^CBO Tl
Ions V V V A/
cm2
/cm2
8E12 Furnace 24.0
*
.8
*
>100
2.8
3.2E-6
8E12 RTP
950C
34.8 12.5 435 >100
13.0
31
2.1E-6 1.3
8E12 RTP
1000C
>100
8.0
30
4.6E-6 .97
8E12 RTP
1050C
>100
1.63
33
4.6E-6 1.05
5E13 Furnace 392 165 64680 >100
17.4
6
6.4E-5 1.08
5E13 RTP
950C
7.8 240 1872 >100
23
8
6.0E-6 1.62
5E13 RTP
1000C
7.8
*
32.1 * >100
22 .5
6
4.2E-5 1.54
5E13 RTP
1050C
325 32.7 10628 >100
22 .5
6
9.2E-5 .98
1E14 Furnace 120 79.1 9492 >100
25.6
6
2.6E-5 1.07
1E14 RTP
1000C
58.4 64.1 3743 >100
23.5
5
8.7E-5 1.18
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The collector to substrate breakdown voltages were
greater than 100 volts for each of the two lots. It should
also be mentioned the non-ideality factor in a couple cases is
less than 1. This factor should always be 1 or greater, so
these values can be assumed to be 1+ since there was most
likely some slight error in the way the slope was taken to
determine T) .
The best characteristics came from the wafer that had a
base dose of 5E13 ions/cm2 and was furnaced annealed. The
characteristic plots for this wafer will, therefore, be shown
at this time. The characteristics for the remaining wafers and
raw electrical data are shown in Appendix E.
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4.3 TEM Physical Analysis
Four cross section samples containing the interfacial
oxide were prepared at IBM East Fishkill for transmission
electron microscopy. The samples included interfaces with the
875C furnace emitter anneal; 950C, 1000C, and 1050C RTP
emitter treatment. The following TEM photos below show the
effect of temperature on the uniformity of the interfacial
oxide .
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Figure 4.11 TEM for 875C Emitter Furnace Anneal
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Figure 4.14 TEM for 1050C Emitter RTP Anneal
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5.0 Discussion
The final inline junction depths show that the designed
base widths are quite narrow. Subtraction of emitter-base
junction depths from the base-collector junction depths show
that the base widths range from .15 to .67 microns for the
first lot, and .46 to .73 microns for the second lot. The
furnace process seems to have a general trend of creating
wider bases than RTP for both lots. This could be possible
since the high RTP temperature should serve to remove
remaining boron interstitials and hinder further movement of
the base-collector junction during the emitter anneal as
described earlier. The emitter-base depths seem to be on
average a little greater than .2 microns for both lots. For
the first lot there is no general trend as to which type of
anneal, furnace or RTP, caused a deeper emitter-base junction,
however, for the second lot the RTP process looks to have
created deeper junctions. The collector-substrate junction
depth looks reasonable for both lots. All depths are greater
than SUPREM calculated and this was somewhat expected. SUPREM
simulation showed quite shallow base-collector junctions of no
more than .66 microns for the 55 minute 900C anneal. The
actual junctions possibly went deeper than the simulation
showed because of implant damage from the base and collector
implants present at the time of the base anneal. For the first
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lot by looking at earlier inline process data one will see
that an error in junction depth measurement was most likely
made. With the amount of error possible in the staining
technique used to arrive at these depths no generalizing
conclusions should be made about this data.
By examining the final inline sheet resistance data in
Appendix D as well as Figures 4.1-4.4, one can see that the
control wafer base sheet resistance measurements demonstrate
the expected relation that as the base dose is increased the
base sheet resistance decreases. This is more apparent for the
first lot, with the second lot showing a peculiar nonlinear
relation. One can also see that the RTP emitter anneal seems
to have resulted in a lower base sheet resistance than the
furnace emitter anneal, in almost every different base dose
case. The results for the emitter sheet resistance after the
emitter anneal show another interesting pattern. The RTP
anneal at 1000C appears to have been effective in producing
a lower emitter sheet resistance for the first lot. For the
second lot, however, the RTP anneal at 950C anneal was most
likely too low a temperature for such a short duration to
sufficiently anneal the emitter, since this treatment has the
highest sheet resistance. The other two RTP temperatures yield
lower results than the furnace anneal. These two temperatures
are definitely high enough to breakup the interfacial oxide
which lowers the emitter resistance. For the RTP case the
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polysilicon over oxide sheet resistance is about half the
emitter resistance. The emitter resistance should be lower
since it is the parallel combination of the monosilicon
emitter resistance and the polysilicon alone resistance. There
are no obvious explanations for this. Compared to SUPREM
results, the actual furnace sheet resistances are much higher
and this was expected because SUPREM assumes full dopant
activation and does not model the effects of the interfacial
oxide layer. The simulated polysilicon sheet resistance alone
was much lower than actual results, while the emitter sheet
resistance was much higher than actual results. This happens
because SUPREM calculates the polysilicon and monosilicon
emitter sheet resistances separately.
The sheet resistance data determined from the diffused
resistor data shown in Tables 4.3 and 4.4 is a little higher
in value on average when compared to the control wafer data.
This may be due to an invalid assumption about the number of
squares per resistor, considering the changes in line width
caused by lithography, and to some contact resistance. The
same relations, however, seem to exist between RTP and furnace
anneal results as previously mentioned. The base resistance
measurements are extremely high in the case of the base dose
8E12 ions/cm2. The base resistor characteristics for the
second lot in particular were not linear at this base dose.
The base pinch resistance for this dose, based upon these
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extrinsic sheet resistance results, would be quite high,
making this dose undesirable. The emitter resistance is lower
than the polysilicon over oxide sheet resistance as should be
expected. For this reason, this electrical test data was used
to calculate the monosilicon emitter sheet resistance and
junction depth. The junction depths in Tables 4.5 and 4.6
seem to be of the right magnitude, although a little shallow
for the first lot and quite deep in just a couple cases for
the lowest base dose of the second lot. It should be mentioned
that the second lot received a higher phosphorous emitter
implant dose. The extremely deep junctions could be explained
by a slight error in measuring the emitter resistance which
would throw off the parallel combination calculation by a
large degree. There may also be problems with this method if
epitaxial alignment of the polysilicon has occurred. The
thicknesss of the polysilicon would then be different than
that used in the calculations.
The vertical npn characteristics for the first lot in
Table 4.7 are not too impressive. The second lot was started
because it was suspected that the base widths for this lot
were too wide due to the base anneal. The inline base-
collector junction depth measurements for the first lot after
the base anneal showed very deep junctions far greater than 1
micron. The final measurements on the junctions repeated a
number of times did not appear as deep. Based on the low gains
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achieved, it is expected that the actual junctions are deeper
than the final values showed, but probably not as great as the
first inline measurements. The highest gains for the first lot
occur for one of the lower base doses, 1E13 ions/cm2. With
such wide base widths at the higher doses, this would be
expected. The Early voltages are high enough to be acceptable
for analog applications. All collector-base junction breakdown
voltages are greater than 100 volts. The breakdown voltages
for the emitter-base junction should typically be between 6
and 8 volts. Many of the wafers show too low of values for
this parameter, which is possibly related to the shallow
emitter junctions. The lower values for the higher base doses
are an indication that the drive-in step for the base did not
sufficiently reduce the surface concentration of boron, which
is directly related to the breakdown voltage. The smallest
value, however, occurred for the lowest base dose and this
furnaced annealed wafer did not have any functioning npn
transistors. The wafer with the highest transistor gain also
had the highest value for BVEB: and cne of the smaller base
doses. This is what should be expected. The values for BV:E;,
are fairly high and in order to determine whether breakdown
was due to avalanche multiplication or punchthrough, equations
3.1 through 3.3 and SUPREM impurity concentrations were used
to calculate the extension of the base-collector depletion
width on the base side using the worst case punchthrough
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scenario wafers of BVCE0 equal to 2 9.4 and 31.1 volts. The
values turn out to be .43 and .27 microns, with the
corresponding determined base widths of .15 and .37 microns.
This shows that breakdown is due to punchthrough in the first
case and avalanche multiplication in the second case.
The vertical npn characteristics for the second lot in
Table 4.8 are much better. Clearly the dose of 8E12 ions/cm2
was not a good choice, since two of the wafers that even
functioned have very low gains and unacceptable Early
voltages. The Early voltages are poor because this base dose
seems to be too low for such a narrow base width. The set of
wafers that received the dose of 5E13 ions/cm2 show extremely
good gains. The furnaced annealed devices of this dose have
the highest maximum gains and second best Early voltages . The
product of these two parameters, which shows the effect of the
polysilicon emitter alone, is 64680. The RTP 1050C annealed
devices also have good gains, but the Early voltages would
barely be acceptable for analog applications. The dose of 1E14
ions/cm2
yielded average gains. In this case the furnaced
annealed wafers showed the best gains and Early voltages
again, but the highest RTP temperature anneal is not available
for comparison due to wafer breakage. It should be pointed out
that the remarkable gains are not necessarily due to the
interfacial oxide since the highest gains were achieved by
furnace emitter anneal and RTP at a temperature of 1050C,
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which is high enough to destroy the interfacial oxide. The
contributions from the other characteristics of the
polysilicon emitter most likely play a role as well.
The collector-base junction breakdown voltages are
greater than 100 volts. These are not sharp clean breakdowns
in many cases. The emitter-base breakdown voltages for the
8E12 ions/cm2 dose are quite high showing very low boron
surface concentrations. The rest of the wafers have average
BVEB0 values. The values for BV:so are quite low for the 8E12
ions/cm2 dose. Since the wafers from this group did not
function or had poor gains, it is likely that punchthrough
occurred. This was shown to be possible in the calculations
made in the experimental design. Equations 3.1 through 3.3
were again used to calculate the extension of the base-
collector depletion width on the base side for two likely
punchthrough cases. The first case considered was a
nonfunctioning wafer with a base of 8E12
ions/cm2
and a BVCE,:,
equal to 1.63 volts. XpBC was found to be .10 microns. For the
same base dose and BVCEC of 13 volts, XpBC was found to be .29
microns. The base width is not known directly from measurement
for these two RTP temperatures, but guessed to be around .15
microns based on the RTP 1000C junction measurements.
Punchthrough is questionable in the first case and likely the
cause for breakdown in the second case.
The highest leakage current density for the whole lot was
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9.2E-5 Amps/cm2, which is low. The non-ideality factors are in
general low, showing that the implant damage from the base
implant in the base-emitter depletion region was sufficiently
annealed. The highest value for each different base dose was
the RTP 950C case, which may not have been a high enough
temperature at such a short time to futher anneal the base
implant. As mentioned before a value less than 1 shows an
error in the gradient measurement and must be considered to be
slightly greater than 1.
The TEM analysis shows no major difference between any of
the four different emitter anneals. The interfacial oxide is
present on all four samples and appears to be continuous. The
TEM, however, was done at low magnification due to equipment
difficulties so the breakup of the oxide may be difficult to
see. Breakup of the interfacial oxide should have occurred at
the two highest RTP temperatures. The presence of the
interfacial oxide at these higher anneal temperatures may
have played a role in the gain.
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6.0 Conclusions
Of the investigated base implant doses, it appears that
a dose of 5E13 ions/cm2 or slightly higher yields the best
gains and Early voltage characteristics for this shallow
emitter process. Rapid thermal processing seems to be quite
valuable for lowering the emitter sheet resistance. Breakup of
the interfacial oxide appears to be a questionable factor in
this. RTP is only useful in the fabrication of PETs, however,
if the proper amount of time and temperature is selected in
order to drive the impurities far enough. Furnace annealing
appears to have better results than RTP if adequate RTP
parameters are not used.
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7.0 Suggestions for Future Work
Future work at RIT involving bipolar junction transistors
utilizing polysilicon emitters, based upon this experimental
work, should use a base dose of approximately 7E13 ions/cm2.
With the anneal times and temperatures used in this
investigation, this should increase the magnitude of the Early
voltage with a slight decrease in gain. Rapid thermal
oxidation/annealing might also be incorporated into the base
anneal process in order to accommodate a higher base dose to
prevent punchthrough with a still relatively narrow base
width.
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9 . 0 Appendix B
SUPREM Simulation Input Files and Profiles
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The simulation input files and profiles are arranged in
the following order. Only two example input files are included
to avoid redundancy.
(1) The input file for the first process lot for the region
under the emitter. (The base dose was changed for each of the
six cases . )
(2) Six profiles under the emitter for each of the six base
doses .
(3) The input file for the second process lot for the region
under the emitter, showing the improvement made to the base
anneal and the emitter dose and energy. (The input file
includes two emitter anneals. One for the furance anneal and
a second for the capping oxide growth prior to RTP. One was
selected and the other commented out depending upon the
simulation. In order to simulate under the extrinsic base and
etc., for each different base dose, appropriate sections such
as etch steps were commented out.)
(4) Eight profiles for each of the three base doses for the
furnace anneal case including; the region under the emitter,
under the extrinsic base with no poly on top, under the
129
extrinsic base with poly on top, under the collector, under
the collector contact, under the field, hole and electron
profiles, and the base resistance relation.
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COLLECTOR MASKING OXIDE GROWTH)
PUSH WAFERS IN AT 900C IN NITROGEN
TIME=11.4 TEMP=900 T.RATE=17.5 NITROGEN
TEMP=1100 DRY02
TEMP=1100 WET02
TEMP=1100 DRY02
TEMP=1100 T.RATE=-6.0 NITROGEN
OUT AT 1OO0C IN NITROGEN
TIME=10.0
TIME=90.0
TIME=10.0
TIME=16.8
PULL WAFERS
LAYERS ELECTRICAL
TITLE **********POLYSILICON EMITTER TRANSISTOR BJT PROCESS***************
COMMENT CREATED BY DIANE MAUERSBERG
COMMENT ELECTRICAL ENGINEERING MASTERS THESIS
COMMENT FILENAME: BJTEBC1.IN
COMMENT DATE 9/1/92
COMMENT SIMULATION UNDER THE EMITTER
*
$****************************#####**##**#****************************
************************************#********************************
INITIALIZE <100> SILICON RESISTIVITY B0RON=S.O THICKNESS=12. O DX=.04
*
SCSTEP 1 SCRIBE AND FOUR POINT PROBE)
*(STEP 2 RCA CLEAN)
*
SCSTEP
*
COMMENT
DIFFUSION
DIFFUSION
DIFFUSION
DIFFUSION
DIFFUSION
COMMENT
PRINT
*
* *MEASURE CONTROL WAFERS FOR OXIDE THICKNESS
*
*(STEP 4 COLLECTOR LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS=1 . 2
ETCH PHOTORESIST ALL
*
*<STEP 5
ETCH
*
*(STEP 6
IMPLANT
PRINT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
*LABEL
*LABEL
*PLOT
SPLOT
*<STEP 7
COMMENT
*
SCSTEP 8 DRIVE-IN
COMMENT PUSH
DIFFUSION TIME;
DIFFUSION TIME
COLLECTOR OXIDE
OXIDE ALL
ETCH LEAVING RESIST ON FOR IMPLANT)
IN COLLECTOR
=8E12
REGIONS)IMPLANT PHOSPHOROUS SPECIES P31
PHOSPHOROUS ENERGY =UO DOSE=
LAYERS ELECTRICAL
NAME=XJCS NET ACTIVE X. EXTRACT Y=0
NAME=CRS E.RESIST LAYER=1 MIN.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT . 0UT=PL0T1 . PLT
="REGION UNDER THE EMITTER - POST COLLECTOR
IMPLANT"
WELL SUBSTRATE JUNCTION DEPTH:
" @XJCS" MICRONS"
INNER COLLECTOR SHEET
RESISTANCE:" @CRS"OHMS/SQ
BORON C0LOR=2 LINE=2 ADD
PHOSPHOROUS C0L0R=3 LINE=3 ADD
LABEL ="
LABEL ="
CHEMICAL
CHEMICAL
STRIP RESIST (DO NOT ETCH OXIDE) AND RCA CLEAN)
ETCH OXIDE OFF APPROPRIATE CONTROLS
DIFFUSION
OF COLLECTOR
WAFERS IN AT
= 12.1 TEMP=
=60 TEMP -1.1
TIME=400
TEMP-" 11
AND GROWTH OF BASE MASKING OXIDE)
900C IN NITROGEN
?00 T.RATE=18.6 NITROGEN
25 NITROGEN
Sift DRY02
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DIFFUSION
DIFFUSION
COMMENT
PRINT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
SLABEL
SLABEL
*PLOT
SPLOT
S
S *MEASURE
* *MEASURE
TIME=2340 TEMP=1125 NITROGEN
TIME=18.1 TEMP=1125 T. RATE=-6. 9 NITROGEN
PULL WAFERS OUT AT lOOOC
LAYERS ELECTRICAL
NAME=XJCS NET ACTIVE X. EXTRACT Y=0
NAME=CRS E.RESIST LAYER=1 MIN.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT . DUT=PLDT2. PLT
="REGION UNDER THE EMITTER - POST COLLECTOR DRIVE-IN"
LABEL =" WELL SUBSTRATE JUNCTION DEPTH: " XJCS" MICRONS"
LABEL =" INNER COLLECTOR SHEET RESISTANCE: " <_CRS"OHMS/SQ
CHEMICAL BORON COLOR=2 LINE=2 ADD
CHEMICAL PHOSPHOROUS C0L0R=3 LINE=3 ADD
CONTROL
CONTROL
WAFERS
WAFERS
FOR
FOR
OXIDE THICKNESS
COLLECTOR JUNCTION DEPTH AND SHEET RESISTANCE
S
*(STEP 9 BASE LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS=
ETCH PHOTORESIST ALL
S<STEP 10 BASE OXIDE ETCH LEAVING RESIST
=1.2
ON FOR IMPLANT)
ETCH
*
S(STEP 11
IMPLANT
PRINT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
S+RIGHT
SLABEL
SLABEL
SLABEL
SLABEL
SPLOT
SPLOT
S
S(STEP
S
S(STEP
COMMENT
D I FFUS I ON
DIFFUSION
DIFFUSION
COMMENT
PRINT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
S+RIGHT
SLABEL
SLABEL
SLABEL
SLABEL
SPLOT
SPLOT
OXIDE ALL
BASE IMPLANT BORON SPECIES BF2)
BF2 ENERGY=35 D0SE=8E12
LAYERS ELECTRICAL
NAME=XJBC NET ACTIVE X. EXTRACT Y=0
NAME=XJCS NET ACTIVE X. EXTRACT Y=0 X . MIN=@X JBC-
NAME=BRS H. RESIST LAYER=1 MIN.REGI0N=2
NAME=CRS E.RESIST LAYER=1 MAX.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT . 0UT=PLOT3. PLT
= " REG I ON UNDER THE EMITTER - POST BASE IMPLANT1
,001
= 10
LABEL ="
LABEL ="
LABEL ="
LABEL ="
CHEMICAL
CHEMICAL
BASE-COLLECTOR JUNCTION DEPTH: " XJBC" MICRONS"
WELL-SUBSTRATE JUNCTION DEPTH:" SXJCS" MICRONS"
INNER BASE SHEET RESISTANCE:" <_BRS"OHMS/SQ
INNER COLLECTOR SHEET RESISTANCE:" @CRS"OHMS/SQ
BORON C0LOR=2 LINE=2 ADD
PHOSPHOROUS C0L0R=3 LINE=3 ADD
12 STRIP RESIST AND RCA CLEAN)
13 DRIVE-IN OF BASE/ANNEAL AND GROWTH OF EMITTER MASKING OXIDE)
PUSH WAFERS IN AT 900C IN NITROGEN
TIME=10 TEMF-9O0 DRY02
TIME=35 TEMP=900 WET02
TIME=10 TEMP=9O0 DRY02
PULL WAFERS OUT AT 900C IN NITROGEN
LAYERS ELECTRICAL
NAME=XJBC NET ACTIVE X. EXTRACT Y=0
NAME=XJCS NET ACTIVE X. EXTRACT Y=0 X . MIN=@X JBC+ . 001
NAME=BRS H. RESIST LAYER=1 MIN.REGI0N=2
NAME=CRS E.RESIST LAYER-1 MAX.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT . 0UT=PLOT4. PLT
="REGION UNDER THE EMITTER - POST BASE ANNEAL"
= 10
LABEL ="
LABEL ="
LABEL ="
LABEL ="
CHEMICAL
CHEMICAL
BASE-COLLECTOR JUNCTION DEPTH:" XJBC" MICRONS"
WELL-SUBSTRATE JUNCTION DEPTH:" SXJCS" MICRONS"
INNER BASE SHEET RESISTANCE:" @BRS"OHMS/SQ
INNER COLLECTOR SHEET RESISTANCE:" @CRS"OHMS/SQ
BORON C0LOR=2 LINE=2 ADD
PHOSPHOROUS COL0R=3 LINE=3 ADD
132
CUN'i RGL
CONTROL
Wrtf-bKb
WAFERS FOR
UAiLiL IHiLKNLSS
COLLECTOR JUNCTION DEPTH AND SHEET RESISTANCE
15
LITHOGRAPHY)
THICKNESS=1.2
ALL
BURIED CONTACTS)
* *MEASURt
S *MEASURE
S
*(STEP 14 BURIED CONTACT
DEPOSITION PHOTORESIST
ETCH PHOTORESIST
S
* < STEP
ETCH
S
*<STEP 16 STRIP RESIST AND RCA CLEAN NONSTANDARD FOR INTERFACIAL OXIDE)
S
*(STEP
DEPOSITION
S
S *MEASURE CONTROL
S *MEASURE CONTROL
S RESISTANCE
S
S(STEP 18 IMPLANT POLYSILICON WITH
OXIDE ETCH FOR
OXIDE ALL
DEPOSITION OF POLYSILICON FOR EMITTER)
POLYSILICON TEMP=610 THICKNESS=. 40
WAFERS
WAFERS
FOR
FOR
POLYSILICON THICKNESS
COLLECTOR AND BASE JUNCTION DEPTHS AND SHEET
PHOSPHOROUS ENERGY=45
LAYERS ELECTRICAL
NAME=XJBC NET ACTIVE X. EXTRACT Y=0
NAME=XJCS NET ACTIVE X. EXTRACT Y=0 X . MIN=@XJBC+. 001
NAME=PRS E.RESIST LAYER=2 MAX.REGI0N=1
NAME=BRS H. RES I ST LAYER=1 MIN.REGI0N=2
NAME=CRS E.RESIST LAYER=1 MAX.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT . 0UT=PL0T5. PLT
="REGION UNDER THE EMITTER AFTER POLYSILICON
= 10
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
CHEMICAL
CHEMICAL
IMPLANT
PRINT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
S+RIGHT
SLABEL
SLABEL
SLABEL
SLABEL
SLABEL
SPLOT
SPLOT
S+PAUSE
S
S(STEP 19 EMITTER LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS=1 . 2
S****STEP MASKED OUT
S****ETCH PHOTORESIST ALL
S
S(STEP 20
S****STEP
$****ETCH
S
S *MEASURE
S
S(STEP 21
ETCH
S
S(STEP 22
COMMENT
COMMENT
S***
PHOSPHOROUS
D0SE=4E15
SPECIES P31)
MICRONS"
MICRONS"
IMPLANT"
BASE-COLLECTOR JUNCTION DEPTH: "eXJBC"
WELL-SUBSTRATE JUNCTION DEPTH: "SXJCS"
POLY SHEET RESISTANCE: "SPRS" OHMS/SQ"
INNER BASE SHEET RESISTANCE: "@BRS" OHMS/SQ"
INNER COLLECTOR SHEET RESISTANCE: "@CRS" OHMS/SQ'
BORON COL0R=2 LINE=2 ADD
PHOSPHOROUS CDL0R=3 LINE=3 ADD
ETCH POLYSILICON
MASKED OUT
POLYSILICON ALL
FOR EMITTER AND COLLECTOR CONTACTS)
CONTROL WAFERS FOR OXIDE CONSUMED DURING POLYSILICON ETCH
RESIST STRIP AND RCA CLEAN)
PHOTORESIST ALL
EMITTER ANNEAL)
*** RAPID THERMAL
*** CAPPING OXIDE
ANNEALING CYCLES FOR SELECT WAFERS
GROWTH PRIOR TO LTO AND RTP CYCLE
$***
S***
S***
S***
S**
s
s
COMMENT PUSH WAFERS IN AT 800C IN NITROGEN
DIFFUSION TIME=10 TEMP=800 N2
DIFFUSION TIME=25 TEMP=800 WET02
DIFFUSION TIME=5 TEMP=800 N2
COMMENT PULL WAFERS OUT AT 800C IN NITROGEN
***
***
***
***
***
***
***
***
OR * *
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COMMENT
COMMENT
COMMENT
DIFFUSION
DIFFUSION
DIFFUSION
DIFFUSION
COMMENT
PRINT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
ASSIGN
ASSIGN
COMMENT
PLOT
+TITLE
+RIGHT
+DEVICE
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
PLOT
PLOT
+PAUSE
PLOT
+TITLE
+RIGHT
+DEVICE
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
PLOT
PLOT
*** FURNACE ANNEAL ***
*** FOR SELECT WAFERS NON RTP WAFERS ***
PUSH WAFERS IN AT 875C IN NITROGEN
TIME=50 TEMP=875 NITROGEN
TIME=40 TEMP=875 WET02
TIME=10 TEMP=S75 DRY02
TIME=20 TEMP=875 NITROGEN
PULL WAFERS OUT AT 875C IN NITROGEN
LAYERS ELECTRICAL
NAME=XJEB NET ACTIVE X. EXTRACT Y=0
NAME=XJBC NET ACTIVE X. EXTRACT Y=0 X. MIN=@XJEB+. 001
NAME=XJCS NET ACTIVE X. EXTRACT Y=0 X . MIN=SX JEB+SX JBC+. 001
NAME=PRS E.RESIST LAYER=2 MAX.REGI0N=1
NAME=ERS E.RESIST LAYER=1 MIN.REGION-3
NAME=BRS H. RESIST LAYER=1 MIN.REGI0N=2
NAME=CRS E.RESIST LAYER=1 MAX . REGI 0N=2
NAME=IBASE NET ACTIVE X.MIN=@XJEB X.MAX=SXJBC LAYER=1 INTEGRAL
NAME=BASEW N. VALUE=8X JBC-SXJEB
NAME=IBASE N. VALUE=ABS ( SIBASE )
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT . 0UT=PL0T6. PLT
="FINAL RESULTS UNDER THE EMITTER"
=10
="HP7550"
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="EMITTER'
LABEL ="BASE"X=
LABEL ="COLLECTOR"X=1.50 Y
CHEMICAL BORON C0L0R=2 LINE
EMITTER-BASE XJ: "SXJEB" MICRONS"
BASE-COLLECTOR XJ: "SXJBC" MICRONS"
WELL-SUBSTRATE XJ: "SXJCS" MICRONS"
POLY SRHO: "SPRS" OHMS/SQ"
EMITTER SRHO: "SERS" OHMS/SQ"
INNER BASE SRHO: "SBRS" OHMS/SQ"
INNER COLLECTOR SRHO: "SCRS" OHMS/SQ"
BASE DOSE AND ENERGY: 8E12, 35KEV"
BASE ANNEAL TIME/TEMP: 55 MIN, 900C"
EMITTER DOSE AND ENERGY: 4E15, 45KEV"
EMITTER ANNEAL TIME/TEMP: 120MIN, 875C
BASE WIDTH: "SBASEW" MICRONS"
INTEGRATED BASE: "SIBASE"
X=.6 Y=1E19
S Y=5E16
El 5
ADD
CHEMICAL PHOSPHOROUS C0L0R=3 LINE=3 ADD
NET ACTIVE PLOT . 0UT=FL0T7 . PLT
="FINAL RESULTS UNDER THE
EMITTER"
=2
="REGIS"
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL
"EMITTER"X= .25 Y=1E19
LABEL
="BASE"X--.6 Y = 1E15
LABEL
"COLLECTOR"X=1.50 Y=5E14
CHEMICAL BORON COLOR=2 LINE=2 ADD
CHEMICAL PHOSPHOROUS C0L0R=3 LINE=3 ADD
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EMITTER-BASE XJ: "gXJEB" MICRONS"
BASE-COLLECTOR XJ: "SXJBC" MICRONS'
WELL-SUBSTRATE XJ: "SXJCS" MICRONS'
POLY SRHO: "SPRS" OHMS/SQ"
EMITTER SRHO: "SERS" OHMS/SQ"
INNER BASE SRHO: "SBRS" OHMS/SQ"
INNER COLL. SRHO: "SCRS" OHMS/SQ"
BASE DOSE/ ENERGY: 8E12, 35KEV"
BASE ANNEAL: 55 MIN, 9O0C"
EMITTER DOSE/ENERGY: 4E15, 45KEV"
EMITTER ANNEAL: 120MIN, 875C"
BASE WIDTH: "SBASEW" MICRONS"
INTEGRATED BASE: "SI BASE"
+PAUSE
S
COMMENT PLOTTING ELECTRON AND HOLE DISTRIBUTIONS
ELECTRICAL ELECTRON HOLE DISTRIBUTION FILE=D.DAT EXTENT=12
BIAS LAYER=1 V=5 DV=0 ABSCISSA
END ELECTRICAL
PLOT FILE=D.DAT ELECTRON PLOT. 0UT=PL0T8. PLT
+TITLE ="ELECTRON AND HOLE DISTRIBUTIONS, BASE D0SE=8E12"
+RIGHT =2 B0TT0M=1E13
+DEVICE ="REGIS"
PLOT FILE=D.DAT HOLE C0LOR=2 LINE=2 ADD
PLOT NET ACTIVE C0L0R=3 LINE=3 ADD
+PAUSE
$
COMMENT PLOTTING BASE RESISTANCE
S (SOLVING POISSON'S EQUATION WHEN THE COLLECTOR VOLTAGE IS RAMPED
S FROM 0 TO 5 VOLTS)
ELECTRICAL EXTENT=3 STEPS=6 FILE=E.DAT
BIAS LAYER=1 REGI0N=2 V=0 DV=1 ABSCISSA
END ELECTRICAL
PLOT FILE=E.DAT H. RESIST LAYER=1 MIN.REGI0N=2
+PLOT . OUT=PLOT9 . PLT
+TITLE ="BASE RESISTANCE WITH BASE D0SE=8E12"
+BOTTOM =1E0 T0P=3E5 ~Y.LOG SYMBOL=l
+DEVICE ="REGIS"
S *MEASURE CONTROL WAFERS FOR OXIDE THICKNESS
$ *MEASURE CONTROL WAFERS FOR FINAL COLLECTOR, BASE, AND EMITTER JUNCTION
S DEPTH AND SHEET RESISTANCE
S
s
S(STEP 23 CONTACT CUT LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS=1 . 2
ETCH PHOTORESIST ALL
S
S(STEP 24 OXIDE ETCH FOR CONTACTS)
ETCH OXIDE ALL
S
S(STEP 25 RESIST STRIP AND RCA CLEAN)
S
S(STEP 26 DEPOSITION OF ALUMINUM)
DEPOSITION ALUMINUM THICKNESS=.8
S
S(STEP 27 VARIABLE SINTER MAXIMUM 450C 20 MINUTES IN H2/N2)
S
S(STEP 28 METAL LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS=1 . 2
ETCH PHOTORESIST ALL
S
S(STEP 29 ALUMINUM ETCH)
ETCH ALUMINUM
S
S(STEP 30 RESIST STRIP)
S
STOP
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FINAL RESULTS UNDER THE EMITTER
211
EMITTER-BASE XJ: 0.10585 MICRONS
BASE-COLLECTOR XJ: 0. 42242 MICRONS
NELL-SUBSTRATE XJ: 4.9058 MICRONS
POLY SRHO: 36.616 OHMS/SQ
EMITTER SRHO: 646.44 OHMS/SO
INNER BASE SRHO: 36273 OHMS/SQ
INNER COLL. SRHO: 5662.4 OHMS/SQ
BASE DOSE/ ENERGY: BE12. 35KEV
BASE AW4EAL: 55 MIN. 900C
EMITTER DOSE/ENERGY: 4E15. 45KEV
EMITTER ANNEAL: 120MIN. B75C
BASE WIDTH: 0.31657 MICRONS
INTEGRATED BASE: 1.26753E+12
COLLECTOR
0.00 0.20 0.40 0.60 0.60 1.00 1.20
Distance (Microns)
1.40 1.80 l.BO 2.00
Figure 9B.1 Lot #1 Base Dose = 8E12 ions/cm2
FINAL RESULTS UNDER THE EMITTER
EMITTER-BASE XJ: 0.10236 MICRONS
BASE-COLLECTOR XJ: 0.43405 MICRONS
WELL-SUBSTRATE XJ: 4.9056 MICRONS
POLY SRHO: 36.617 OHMS/SQ
EMITTER SRHO: 856.59 OHMS/SQ
INNER BASE SRHO: 22517 OHMS/SQ
INNER COLL. SRHO: 5702.3 OHMS/SQ
BASE DOSE/ ENERGY: IE13. 35KEV
BASE ANNEAL: 55 MIN. 900C
EMITTER DOSE/ENERGY: 4E15. 45KEV
EMITTEH ANNEAL: 120MIN. 875C
BASE WIDTH: 0.33169 MICRONS
INTEGRATED BASE: 1.68354E+12
0.00 0.20 0.40 0.60 0.60 1.00 1.20 1.40 1.60 l.BO 2.00
Distinct (Microns)
Figure 9B.2 Lot #1 Base Dose = 1E13 ions
/cm2
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FINAL RESULTS UNDER THE EMITTER
EMITTER-BASE XJ: 7.56246E-02 MICRONS
BASE-COLLECTOR XJ: 0.B3262 MICRONS
WELL-SUBSTRATE XJ: 4.9059 MICRONS
POLY SRHO: 36.834 OHMS/SQ
EMITTER SRHO: 9S1.01 OHMS/SQ
INNER BASE SRHO: 2781.7 OHMS/SO
INNER COLL. SRHO: 5999 OHMS/SQ
BASE DOSE/ ENERGY: 5E13. 35KEV
BASE ANNEAL: 55 MIN. 900C
EMITTER 00SE/ENER6Y: 4E15. 45KEV
EMITTER ANNEAL: 120MIN, 875C
BASE WIDTH 0.457 MICRONS
INTEGRATED BASE: 1.14224E+13
COLLECTOR
0.00 0.20 0.80 1.00 1.20
Dlstsncs (Microns)
1.60 1.80 2.00
Figure 9B.3 Lot #1 Base Dose = 5E13
ions/cm2
FINAL RESULTS UNDER THE EMITTER
1.80 2.00
Figure 9B.4 Lot #1 Base Dose = 8E13
ions/cm2
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FINAL RESULTS UNDER THE EMITTER
EMITTER-BASE XJ: 7.13102E-02 MICRONS
BASE-COLLECTOR XJ: 0.57954 MICRONS
WELL-SUBSTRATE XJ: 4.906 MICRONS
POLY SRHO: 38.855 OHMS/SQ
EMITTER SRHO: 1038 OHMS/SQ
INNER BASE SRHO: 1492.9 OHMS/SQ
INNER COLL. SRHO: 6148.1 OHMS/SO
BASE DOSE/ ENERGY: 1E14. 3SKEV
BASE AftMEAL: 55 MIN. 900C
EMITTER DOSE/ENERGY: 4E15. 45KEV
EMITTER ANNEAL: 120MIN. B75C
BASE WIDTH: 0.50823 MICRONS
INTEGRATED BASE: 2.5312BE+13
COLLECTOR
0.00 0.20 0.40 0.60 0.80 1.00 1.20
Distance (Microns)
l.BO 2.00
Figure 9B.5 Lot #1 Base Dose = 1E14
ions/cm2
FINAL RESULTS UNDER THE EMITTER
EMITTER-BASE XJ: 5.80996E-02 MICRONS
BASE-COLLECTOR XJ: 0.65577 MICRONS
WELL-SUBSTRATE XJ: 4.9061 MICRONS
POLY SRHO: 36.933 OHMS/SQ
EMITTER SRHO: 1178.6 OHMS/SO
INNER BASE SRHO: 635.46 OHMS/SO
INNER COLL. SRHO: 6406.1 OHMS/SO
BASE DOSE/ ENERGY: 3E14. 35KEV
BASE ANNEAL: 55 MIN. 900C
EMITTER DOSE/ENERGY: 4E15. 45KEV
EMITTER ANNEAL: 120MIN. B75C
WTtt 0.59767 MICRONS
INTEGRVTKQ BASE: B.36542E+13
0.60 0.80 1.00 1.20
Dlstsncs (Microns)
80 2.00
Figure 9B.6 Lot #1 Base Dose = 3E14
ions/cm*
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TITLE **********P0LYSILIC0N EMITTER TRANSISTOR BJT PROCESS***************
COMMENT CREATED BY DIANE MAUERSBERG
COMMENT. ELECTRICAL ENGINEERING MASTERS THESIS
COMMENT F ILENAME : BJTEBC 1 . IN
COMMENT DATE 9/1/92
COMMENT SIMULATION UNDER THE EMITTER
S
S**********************-IHHHHHt4*****M**4**t*4*************
S****************###***####*###.**.*.*#*..& -H.********#**********#***
INITIALIZE <100> SILICON RESISTIVITY BORON=8.0 THICKNESS=12. O DX=.04
S
S(STEP 1 SCRIBE AND FOUR POINT PROBE)
S
S(STEP 2 RCA CLEAN)
S
S ( STEP
s
COMMENT
DIFFUSION
DIFFUSION
DIFFUSION
DIFFUSION
DIFFUSION
COMMENT
PRINT
S
S *MEASURE CONTROL WAFERS FOR OXIDE THICKNESS
S
S(STEP 4 COLLECTOR LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS=1 . 2
COLLECTOR MASKING OXIDE GROWTH)
PUSH
TIME
TIME=10.0
TIME=90.0
TIME=10.0
TIME=16.8
PULL WAFERS
WAFERS IN AT 900C IN NITROGEN
11.4 TEMP=900 T.RATE=17.5 NITROGEN
TEMP=1100 DRY02
TEMP=UOO WET02
TEMP=1100 DRY02
TEMP=1100 T.RATE=-6.0 NITROGEN
OUT AT 1000C IN NITROGEN
LAYERS ELECTRICAL
ETCH
S
S(STEP 5
ETCH
$
S<STEP 6
IMPLANT
PRINT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
SLABEL
SLABEL
SPLOT
SPLOT
S
S(STEP 7
COMMENT
S
S(STEP 8
COMMENT
DIFFUSION
PHOTORESIST ALL
COLLECTOR
OXIDE
OXIDE
ALL
ETCH LEAVING RESIST ON FOR IMPLANT)
IMPLANT PHOSPHOROUS SPECIES P31 IN COLLECTOR REGIONS)
PHOSPHOROUS ENERGY =110 D0SE=8E12
LAYERS ELECTRICAL
NAME=XJCS NET ACTIVE X. EXTRACT Y=0
NAME=CRS E.RESIST LAYER-1 MIN.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLO'I . OUT=PLOT 1 . PLT
="REGION UNDER THE EMITTER POST COLLECTOR IMPLANT"
LABEL =" WELL SUBSTRATE JUNCTION DEPTH:" SXJCS" MICRONS"
LABEL =" INNER COLLECTOR SHEET RESISTANCE:" SCRS"OHMS/SO
CHEMICAL BORON C0LOR=2 LINE=2 ADD
CHEMICAL PHOSPHOROUS C0L0R=3 LINE=3 ADD
STRIP RESIST (DO NOT ETCH OXIDE) AND RCA CLEAN)
ETCH OXIDE OFF APPROPRIATE CONTROLS
DRIVE-IN OF COLLECTOR AND GROWTH OF BASE MASKING OXIDE)
PUSH WAFERS IN AT 900C IN NITROGEN
TIME=12.1 TEMP=900 T.RATE=18.6 NITROGEN
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' L'UlU.J
5 NITROGEN
5 T.RATE=-6.
lOOOC
Ulr-r LSiUN
DIFFUSION
DIFFUSION
COMMENT
PRINT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
SLABEL
SLABEL
SPLOT
SPLOT
S
S *MEASURE
S *MEASURE
S
S(STEP 9 BASE LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS^
ETCH PHOTORESIST ALL
S(STEP 10 BASE OXIDE ETCH LEAVING RESIST
I if-lt -I'.'O I bl'il- - i.
TIME=2340 TEMP=lli
TIME=18.1 TEMP==1125 -6.9 NITROGEN
PULL WAFERS OUT AT
LAYERS ELECTRICAL
NAME=XJCS NET ACTIVE X. EXTRACT Y=0
NAME=CRS E.RESIST LAYER=1 MIN.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT . 0UT=PL0T2. PLT
="REGION UNDER THE EMITTER - POST COLLECTOR DRIVE-IN"
LABEL =" WELL SUBSTRATE JUNCTION DEPTH: " SXJCS" MICRONS"
LABEL =" INNER COLLECTOR SHEET RESISTANCE:" SCRS"OHMS/SQ
CHEMICAL BORON C0LOR=2 LINE=2 ADD
CHEMICAL PHOSPHOROUS COL0R=3 LINE=3 ADD
CONTROL
CONTROL
WAFERS
WAFERS
FOR
FOR
OXIDE THICKNESS
COLLECTOR JUNCTION DEPTH AND SHEET RESISTANCE
=1.2
ON FOR IMPLANT)
ETCH
S
S < STEP 1 1
IMPLANT
PRINT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
S+RIGHT
SLABEL
SLABEL
SLABEL
SLABEL
SPLOT
SPLOT
S
SCSTEP
S
SCSTEP
COMMENT
DIFFUSION
DIFFUSION
COMMENT
PRINT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
S+RIGHT
SLABEL
SLABEL
SLABEL
SLABEL
SPLOT
SPLOT
S
OXIDE ALL
BASE IMPLANT BORON SPECIES BF2)
BF2 ENERGY=35 D0SE=8E12
LAYERS ELECTRICAL
NAME=XJBC NET ACTIVE X. EXTRACT Y=0
NAME=XJCS NET ACTIVE X. EXTRACT Y=0 X . MIN=SX JBC+.
NAME=BRS H. RESIST LAYER=1 MIN.REGION-2
NAME=CRS E.RESIST LAYER=1 MAX.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT . 0UT=PLOT3. PLT
=" REG I ON UNDER THE EMITTER POST BASE IMPLANT"
001
= 10
LABEL ="
LABEL ="
LABEL ="
LABEL ="
CHEMICAL
CHEMICAL
BASE-COLLECTOR JUNCTION DEPTH:" SXJBC" MICRONS"
WELL-SUBSTRATE JUNCTION DEPTH:" SXJCS" MICRONS"
INNER BASE SHEET RESISTANCE:" SBRS"OHMS/SQ
INNER COLLECTOR SHEET RESISTANCE:" SCRS"OHMS/SQ
BORON C0LOR=2 LINE=2 ADD
PHOSPHOROUS C0L0R-3 LINE=3 ADD
12 STRIP RESIST AND RCA CLEAN)
13 DRIVE-IN OF BASE/ANNEAL AND GROWTH OF EMITTER MASKING OXIDE)
PUSH WAFERS IN AT 850C IN NITROGEN
TIME=10 TEMF-850 NITROGEN
TIME=40 TEMP=850 WET02
PULL WAFERS OUT AT 850C IN NITROGEN
LAYERS ELECTRICAL
NAME=XJBC NET ACTIVE X. EXTRACT Y=0
NAME=XJCS NET ACTIVE X. EXTRACT Y=0 X . MIN=SX JBC+. 001
NAME=BRS H. RESIST LAYER=1 MIN.REGI0N=2
NAME=CRS E.RESIST LAYER=1 MAX.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT. 0UT=PL0T4. PLT
="REGION UNDER THE EMITTER - POST BASE
ANNEAL"
= 10
LABEL ="
LABEL ="
LABEL ="
LABEL ="
CHEMICAL
CHEMICAL
BASE-COLLECTOR JUNCTION DEPTH:
WELL-SUBSTRATE JUNCTION DEPTH:
INNER BASE SHEET RESISTANCE:"
INNER COLLECTOR SHEET RESISTANCE:
BORON C0LOR=2 LINE=2 ADD
PHOSPHOROUS COLOR-3 LINE=3 ADD
" SXJBC" MICRONS"
" SXJCS" MICRONS"
eBRS"OHMS/SQ
SCRS"OHMS/SQ
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CUN ; KUL WMH1-.K;-
OXIDE ETCH FOR
OXIDE ALL
Ui-i ^MEASURE
S
SCSTEP 14 BURIED CONTACT
DEPOSITION PHOTORESIST
ETCH PHOTORESIST
S
SCSTEP 15
ETCH
S
SCSTEP
$
SCSTEP 17
DEPOSITION
S
S *MEASURE CONTROL WAFERS FOR
S *MEASURE CONTROL WAFERS FOR
S RESISTANCE
S
SCSTEP 18 IMPLANT POLYSILICON
Uh . JUllL, c ilJiJ 1. 1 !__. IM Hl-Jlft K_._iib i 11NLL
LITHOGRAPHY)
THICKNESS=1.2
ALL-
BURIED CONTACTS)
16 STRIP RESIST AND RCA CLEAN NONSTANDARD FOR INTERFACIAL OXIDE)
DEPOSITION OF POLYSILICON FOR EMITTER)
POLYSILICON TEMP=610 THICKNESS=.4
POLYSILICON THICKNESS
COLLECTOR AND BASE JUNCTION DEPTHS AND SHEET
PHOSPHOROUS ENERGY =40
LAYERS ELECTRICAL
NAME=XJBC NET ACTIVE X. EXTRACT Y=0
NAME=XJCS NET ACTIVE X. EXTRACT Y=0 X . MIN=SX JBC+ . 001
NAME=PRS E.RESIST LAYER=2 MAX.REGI0N=1
NAME=BRS H. RES I ST LAYER=1 MIN.REGI0N=2
NAME=CRS E.RESIST LAYER=1 MAX.REGI0N=2
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT. 0UT=PL0T5. PLT
="REGION UNDER THE EMITTER AFTER POLYSILICON
= 10
LABEL ='
LABEL =
LABEL ='
LABEL =
LABEL ='
CHEMICAL
CHEMICAL
IMPLANT
PRINT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
COMMENT
SPLOT
S+TITLE
S+RIGHT
SLABEL
SLABEL
SLABEL
SLABEL
SLABEL
SPLOT
SPLOT
S+PAUSE
S
SCSTEP 19 EMITTER LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS=
S****STEP MASKED OUT
S****ETCH PHOTORESIST ALL
S
SCSTEP 20
S****STEP
S****ETCH
S
S *MEASURE
S
SCSTEP 21
ETCH
S
SCSTEP 22
COMMENT
COMMENT
S***
WITH PHOSPHOROUS
D0SE=5E15
SPECIES P31 )
MICRONS"
MICRONS'
IMPLANT"
BASE-COLLECTOR JUNCTION DEPTH: "SXJBC"
WELL-SUBSTRATE JUNCTION DEPTH: "SXJCS1
POLY SHEET RESISTANCE: "SPRS" OHMS/SQ"
INNER BASE SHEET RESISTANCE: "SBRS" OHMS/SO"
INNER COLLECTOR SHEET RESISTANCE: "SCRS" OHMS/SQ1
BORON COL0R=2 LINE=2 ADD
PHOSPHOROUS C0L0R=3 LINE=3 ADD
ETCH POLYSILICON
MASKED OUT
POLYSILICON ALL
FOR EMITTER AND COLLECTOR CONTACTS)
CONTROL WAFERS FOR OXIDE CONSUMED DURING POLYSILICON ETCH
RESIST STRIP AND RCA CLEAN)
PHOTORESIST ALL
EMITTER ANNEAL)
*** RAPID THERMAL
*** CAPPING OXIDE
ANNEALING CYCLES FOR SELECT WAFERS
GROWTH PRIOR TO LTO AND RTP CYCLE
S**
S***
s***
s***
s***
s
s
s
COMMENT PUSH WAFERS IN AT 800C IN NITROGEN
DIFFUSION TIME=10 T__MP=800 N2
DIFFUSION TIME=25 TEMP=S0O WET02
DIFFUSION TIME=5 TEMP=800 N2
COMMENT PULL WAFERS OUT AT 800C IN NITROGEN
***
***
***
***
***
***
***
***
* * OR * *
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COMMENT
COMMENT
COMMENT
DIFFUSION
DIFFUSION
DIFFUSION
DIFFUSION
COMMENT
PRINT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
EXTRACT
ASSIGN
ASSIGN
COMMENT
PLOT
+TITLE
+RIGHT
?DEVICE
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
PLOT
PLOT
+PAUSE
PLOT
+TITLE
+RIGHT
?DEVICE
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
PLOT
PLOT
** PURNALb. MNUiim **-
*** FOR SELECT WAFERS NON RTP WAFERS ***
PUSH WAFERS IN AT 875C IN NITROGEN
TIME=50 TEMP=875 NITROGEN
TIME=40 TEMP=S75 WET02
TIME=10 TEMP=875 DRY02
TIME=20 TEMP=875 NITROGEN
PULL WAFERS OUT AT 875C IN NITROGEN
LAYERS ELECTRICAL
NAME=XJEB NET ACTIVE X. EXTRACT Y=0
NAME=XJBC NET ACTIVE X. EXTRACT Y=0 X. MIN=SX JEB+.OOl
NAME=XJCS NET ACTIVE X. EXTRACT Y=0 X.MIN=SXJEB+SX JBC+. 001
NAME=PRS E.RESIST LAYER=2 MAX.REGI0N=1
NAME=ERS E.RESIST LAYER=1 MIN. REGI0N=3
NAME=BRS H. RES I ST LAYER=1 MIN.REGI0N=2
NAME=CRS E.RESIST LAYER=1 MAX.REGI0N=2
NAME=IBASE NET ACTIVE X.MIN=SXJEB X.MAX=SXJBC LAYER=1 INTEGRAL
NAME=BASEW N. VALUE=SXJBC-SXJEB
NAME=IBASE N. VALUE=ABSCSIBASE )
PLOTTING CHEMICAL/ACTIVE DISTRIBUTIONS
NET ACTIVE PLOT . 0UT=PLOT6. PLT
="FINAL RESULTS UNDER THE EMITTER"
=10
""HP7550"
LABEL "
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="EMITTER'
LABEL ="BASE" X==
EMITTER-BASE XJ: "SXJEB" MICRONS"
BASE-COLLECTOR XJ: "SXJBC" MICRONS"
WELL-SUBSTRATE XJ: "SXJCS" MICRONS"
POLY SRHO: "SPRS" OHMS/SQ"
EMITTER SRHO: "SERS" OHMS/SQ"
INNER BASE SRHO: "SBRS" OHMS/SQ"
INNER COLLECTOR SRHO: "8CRS" OHMS/SQ"
BASE DOSE AND ENERGY: 8E12, 35KEV"
BASE ANNEAL TIME/TEMP: 50 MIN, 850C"
EMITTER DOSE AND ENERGY: 5E15, 40KEV"
EMITTER ANNEAL TIME/TEMP: 120MIN, 875C"
BASE WIDTH: "SBASEW" MICRONS"
INTEGRATED BASE: "SIBASE"
X=.6 Y=1E19
.8 Y=5E16
LABEL ="COLLECTOR" X=1.50 Y=2E15
CHEMICAL BORON C0LQR=2 LINE=2 ADD
CHEMICAL PHOSPHOROUS C0L0R=3 LINE=3 ADD
NET ACTIVE PLOT. OUT=PL0T7. PLT
="FINAL RESULTS UNDER THE EMITTER"
=2
="REGIS"
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL ="
LABEL
="EMITTER"X=.25 Y=1E19
LABEL
="BASE"X=.t Y=1E15
LABEL
COLLECTOR"X=1.50 Y=5E14
CHEMICAL BORON C0L0R=2 LINE=2 ADD
CHEMICAL PHOSPHOROUS C0L0R=3 LINE=3 ADD
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EMITTER-BASE XJ: "6XJEB" MICRONS"
BASE-COLLECTOR XJ: "SXJBC" MICRONS'
WELL-SUBSTRATE XJ: "SXJCS" MICRONS'
POLY SRHO: "SPRS" OHMS/SQ"
EMITTER SRHO: "SERS" OHMS/SQ"
INNER BASE SRHO: "SBRS" OHMS/SQ"
INNER COLL. SRHO: "SCRS" OHMS/SQ"
BASE DOSE/ ENERGY: 8E12, 35KEV"
BASE ANNEAL: 50 MIN, 850C"
EMITTER DOSE/ENERGY: 5E15, 40KEV"
EMITTER ANNEAL: 120MIN, 875C"
BASE WIDTH: "SBASEW" MICRONS"
INTEGRATED BASE: "SIBASE"
COMMENT
ELECTRICAL
BIAS
END
PLOT
+TITLE
+RIGHT
+DEVICE
PLOT
PLOT
+PAUSE
S
COMMENT
S (SOLVING
S FROM O TO
ELECTRICAL
BIAS
END
PLOT
+PLOT.OUT
+TITLE
+BOTTOM
+DEVICE
PLOTTING ELECTRON AND HOLE DISTRIBUTIONS
ELECTRON HOLE DISTRIBUTION FILE=D.DAT EXTENT=12
LAYER=1 V=5 DV=C) ABSCISSA
ELECTRICAL
FILE=D.DAT ELECTRON PLOT. 0UT=PL0T8. PLT
="ELECTRON AND HOLE DISTRIBUTIONS, BASE D0SE=8E12"
=2 B0TT0M=1E13
="REGIS"
FILE=D.DAT HOLE COLOR=2 LINE=2 ADD
NET ACTIVE C0L0R=3 LINE=3 ADD
PLOTTING BASE RESISTANCE
POISSON'S EQUATION WHEN THE COLLECTOR VOLTAGE IS RAMPED
5 VOLTS)
EXTENT=3 STEPS=6 FILE=E.DAT
LAYER=1 REGI0N=2 V=0 DV=1 ABSCISSA
ELECTRICAL
FILE=E.DAT H. RESIST LAYER=1 MIN.REGI0N=2
PL0T9.PLT
="BASE RESISTANCE WITH BASE D0SE=8E12"
=1E0 T0P=3E5 "Y.LOG SYMBOL=l
="REGIS"
THICKNESS
COLLECTOR, BASE, AND EMITTER JUNCTION
WAFERS FOR
WAFERS FOR
RESISTANCE
OXIDE
FINAL
OXIDE ETCH FOR
OXIDE ALL
CONTACTS)
S *MEASURE CONTROL
S *MEASURE CONTROL
S DEPTH AND SHEET
S
$
SCSTEP 23 CONTACT CUT LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS=1
ETCH PHOTORESIST ALL
S
SCSTEP
ETCH
S
SCSTEP 25 RESIST STRIP AND RCA CLEAN)
S
SCSTEP
DEPOSITION
S
SCSTEP 27
S
SCSTEP 28 METAL LITHOGRAPHY)
DEPOSITION PHOTORESIST THICKNESS
ETCH PHOTORESIST ALL
S
SCSTEP 29 ALUMINUM ETCH)
ETCH ALUMINUM
S
SCSTEP 30 RESIST STRIP)
S
STOP
24
DEPOSITION
ALUMINUM
OF ALUMINUM)
THICKNESS=.8
VARIABLE SINTER MAXIMUM 450C 20 MINUTES IN H2/N2)
= 1. 2
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FINAL RESULTS UNDER THE EMITTER
21
1 |
i -* i i > > > i i i i '
EHITTEfl-BASE XJ: 9.23736E-02 MICRONS
1 i BASE--COLLECTOR XJ: 0.3263 MICRONS
1 i NELL-SUBSTRATE XJ: 4. 92 IB MICRONS
20- POLY SRHO: 31.529 OHMS/SQ
EMITTER SRHO: B40.96 OHMS/SQ
INNER BASE SRHO: 46843 OHMS/SQ
i INNER COLL. SRHO: 5391.6 OHMS/SQ
' \ BASE DOSE/ ENERGY: BE 12, 35KEV
s
19- EMITTER \ BASE ANNEAL: 50 MIN. 650C
* \ EMITTER DOSE/ENERGY: 5E15. 40KEV
X
E \ EMITTER ANNEAL: 120MIN. B75C
u \ BASE WIDTH: 0.23393 MICRONS
* \ INTEGRATED BASE: 1.2433BE+12
18-
c
D
AJ
L
il7- **"T*v
1
u
C
o
u / \
a * 1 \\
o t i
^
16r
i
t
BASE
\x
15-
.
t COLLECTOR
14 1 i * i '
0.00 0.20 0.B0 1.00 1.20
Distance (Microns)
l.BO 2.00
Figure 9B.7 Lot #2 Furnace Base Dose = 8E12
ions/cm2
FINAL RESULTS UNDER THE EXTRINSIC BASE
o.o 1.0 2.0 4.0 5.0 6.0
Distance (Microns)
7.0
Figure 9B.8 Lot #2 Furnace Base Dose = 8E12 ions
/cm2
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FINAL RESULTS UNDER THE EX. BASE OX/POLY
21 1 | ,, .,.,.., ,
I 1 BASE-COLLECTOR XJ: 0.32031 MICRONS
1 1 HELL-SUBSTRATE XJ: 4.9217 MICRONS
1 1 EXTRINSIC BASE SRHO: 9702 OHMS/SQ
20- \
COLLECTOR SRHO: 5377.3 OHMS/SO
BASE DOSE AND ENERGY: BE12. 35KEV
BASE ANNEAL TIME/TEMP: 50 MIN. B50C
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EMITTER ANNEAL TIMEAEMP: 120MIN. B75C
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Figure 9B.9 Lot #2 Furnace Base Dose = 8E12 ions
/cm2
FINAL RESULTS UNDER THE COLLECTOR
17
WELL-SUBSTRATE XJ: 4.S127 MICRONS
OUTER COLLECTOR SRHO: 3987.6 OHMS/SO
BASE DOSE AND ENERGY: BE12. 35KEV
BASE ANNEAL TIME/TEMP: 50 MIN. B50C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTEH ANNEAL TIME/TEMP: 120 MIN. 875C
1.0 4.0 5.0 6.0
Distance (Microns)
9.0 10.0
figure 9B.10 Lot #2 Furnace Base Dose = 8E12
ions/cm'
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FINAL RESULTS UNDER THE COLLECTOR CONTACT
WELL-SUBSTRATE XJ: 4.9297 MICRONS
OUTER COLLECTOR SRHO: 637.18 OHMS/SQ
BASE DOSE AND ENERGY: 8E12. 35KEV
BASE ANNEAL TIME/TEMP: 90 MIN. B50C
EMITTER DOSE AND ENERGY: SE15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. 875C
0.0 4.0 5.0 6.0
Distance (Microns)
7.0 S.O 10.0
Figure 9B.11 Lot #2 Furnace Base Dose = 8E12
ions/cm2
FINAL RESULTS UNDER THE FIELD
i
15,
BASE DOSE AND ENERGY: 8E12. 35KEV
BASE ANNEAL TIME/TEMP: 50 MIN. B50C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. 875C
c
0.0 4.0 5.0 6.0
Distance (Microns}
7.0 9.0 10.0
Figure 9B.12 Lot #2 Furnace Base Dose = 8E12
ions/cm2
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ELECTRON AND HOLE DISTRIBUTIONS, BASE D0SE=BE12
1.60 l.BO 2.00
Figure 9B.13 Lot #2 Furnace Base Dose = 8E12 ions/cm2
BASE RESISTANCE WITH BASE D0SE=8E12
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Figure 9B.14 Lot #2 Furnace Base Dose = 8E12
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FINAL RESULTS UNDER THE EMITTER
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EMITTER-BASE XJ: 7.36303E-02 MICRONS
1 | BASE-COLLECTOR XJ: 0.407B3 MICRONS
WELL-SUBSTRATE XJ: 4.9219 MICRONS
POLY SRHO: 31.555 OHMS/SO
EMITTER SRHO: 943.1 OHMS/SQ
INNER BASE SRHO: 3367. 6 OHMS/SQ
. INNER COLL. SRHO: 5621 OHMS/SQ
\ BASE DOSE/ ENERGY: 5E13. 35KEV
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Figure 9B.15 Lot #2 Furnace Base Dose = 5E13
ions/cm2
FINAL RESULTS UNDER THE EXTRINSIC BASE
BASE-COLLECTOR XJ: 0.521B4 MICRONS
WELL-SUBSTRATE XJ: 4.8949 MICRONS
EXTRINSIC BASE SHHO: 2457.9 OHMS/SO
COLLECTOH SRHO: 5995.5 OHMS/SQ
BASE DOSE AND ENERGY: 5E13. 35KEV
BASE ANNEAL TIME/TEMP: 50 MIN. B50C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. B75C
Figure 9B.16 Lot #2 Furnace Base Dose = 5E13
ions/cm2
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FINAL RESULTS UNDER THE EX. BASE OX/POLY
BASE-COLLECTOR XJ: 0.4004S MICRONS
WELL-SUBSTRATE XJ: 4.921B MICRONS
EXTRINSIC BASE SRHO: 1980.3 OHMS/SQ
COLLECTOR SRHO: 5599.2 OHMS/SQ
BASE DOSE AND ENERGY: 5E13. 35KEV
BASE ANNEAL TIME/TEMP: 50 MIN. 850C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. B75C
3.0 4.0 5.0 6.0
Olatance (Microns)
7.0
Figure 9B.17 Lot #2 Furnace Base Dose = 5E13
ions/cm2
FINAL RESULTS UNDER THE COLLECTOR
B 17
WELL-SUBSTRATE XJ: 4.9127 MICRONS
OUTER COLLECTOR SRHO: 3987.6 OHMS/SO
BASE DOSE AND ENERGY: 5E13. 3SKEV
BASE ANNEAL TIME/TEMP: 50 MIN. 850C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120 MIN. 875C
4.0 5.0 6.0
Distance (Microns)
9.0 10.0
Figure 9B.18 Lot #2 Furnace Base Dose = 5E13
ions/cm2
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FINAL RESULTS UNDER THE COLLECTOR CONTACT
WELL-SUBSTRATE XJ: 4.9297 MICRONS
OUTER COLLECTOR SRHO: 637.16 OHMS/SQ
BASE DOSE AND ENERGY: 5E13 35KEV
BASE ANNEAL TIME/TEMP. 50 MIN B50C
EMITTER DOSE AND ENERGY: 5E15 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. 875C
3.0 4.0 5.0 6.0
Distance (Microns)
9.0 10.0
Figure 9B.19 Lot #2 Furnace Base Dose = 5E13 ions /cm
FINAL RESULTS UNDER THE FIELD
f ' i i . i
BASE DOSE AND ENERGY: 5E13. 35KEV
BASE ANNEAL TIME/TEMP: 50 MIN. B50C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. B75C
0.0 1.0 4.0 5.0 6.0
Distance (Microns)
9.0 10.0
Figure 9B.20 Lot #2 Furnace Base Dose = 5E13 ions
/cm2
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ELECTRON AND HOLE DISTRIBUTIONS. BASE D0SE=5E13
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Figure 9B.21 Lot #2 Furnace Base Dose = 5E13 ions/ cm
BASE RESISTANCE WITH BASE D0SE=5E13
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Figure 9B.22 Lot #2 Furnace Base Dose = 5E13 ions
/cm2
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FINAL RESULTS UNDER THE EMITTER
EMITTER-BASE XJ: 5.74253E-02 MICRONS
BASE-COLLECTOR XJ: 0.44375 MICRONS
WELL-SUBSTRATE XJ: 4.9219 MICRONS
POLY SRHO: 31.569 OHMS/SQ
EMITTER SRHO: 1105.1 OHMS/SQ
INNER BASE SRHO: 1B13.2 OHMS/SO
INNER COLL. SRHO: 5721.5 OHMS/SO
BASE DOSE/ ENERGY: 1E14. 35KEV
BASE ANNEAU 50 MIN. 850C
EMITTER DOSE/ENERGY: 5E15. 40KEV
EMITTER ANNEAU 120MIN. S75C
BASE WIDTH: 0.38632 MICRONS
BASE: 2.41454E+13
COLLECTOR
0.00 0.20 o.ao 1.00 1.20
Distance (Microns)
l.BO 2.00
Figure 9B.23 Lot #2 Furnace Base Dose = 1E14 ions/cm2
FINAL RESULTS UNDER THE EXTRINSIC BASE
21 -. . i | | . i | . . . i. . r r
BASE-COLLECTOR XJ: 0.56927 MICRONS
WELL-SUBSTRATE XJ: 4.895 MICRONS
EXTRINSIC BASE SRHO: 1445.3 OHMS/SQ
COLLECTOR SRHO: 6146. 4 OHMS/SO
BASE DOSE AND ENERGY: 1E14. 35KEV
BASE ANNEAL TIME/TEMP: 50 MIN. 850C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. B75C
0.0 1.0 2.0 4.0 5.0 8.0
Distance (Microns)
9.0
Figure 9B.24 Lot #2 Furnace Base Dose = 1E14 ions
/cm2
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FINAL RESULTS UNDER THE EX. BASE OX/POLY
21 I II
I II
I II
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BASE-COLLECTOR XJt 0.43434 MICRONS
WELL-SUBSTRATE XJ: 4.9219 MICRONS
EXTRINSIC BASE SRHO: 1J99.7 OHMS/SO
COLLECTOR SRHO: 5696.9 0/S0
BASE DOSE AND ENERGY: 1E14. 35KEV
BASE ANNEAL TIME/TEMP. 50 MIN. 850C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. B75C
2.0 3.0 4.0 5.0 6.0
Distance (Microns)
7.0 9.0 10.0
Figure 9B.25 Lot #2 Furnace Base Dose = 1E14 ions/cm2
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FINAL RESULTS UNDER THE COLLECTOR
WELL-SUBSTRATE XJ: 4.9127 MICRONS
OUTER COLLECTOR SRHO: 3987.6 OHMS/SQ
BASE DOSE AND ENERGY: 1E14. 35KEV
BASE ANNEAL TIME/TEMP: 50 MIN. B50C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120 MIN. B75C
3.0 4.0 5.0 B.0
Dlstsnce (Microns)
-. I r i
9.0 10.0
Figure 9B.2 6 Lot #2 Furnace Base Dose = 1E14 ions /cm2
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FINAL RESULTS UNDER THE COLLECTOR CONTACT
WELL-SUBSTRATE XJ: 4.9297 MICRONS
OUTER COLLECTOR SRHO: 637.2 OHMS/SQ
BASE DOSE AND ENEHGY: 1E14. 35KEV
BASE ANNEAL TIME/TEMP: SO MIN. B50C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. B75C
4.0 5.0 6.0
Dlstsnce (Microns)
9.0 10.0
Figure 9B.27 Lot #2 Furnace Base Dose = 1E14 ions/cm
FINAL RESULTS UNDER THE FIELD
BASE DOSE AND ENERGY: IE 14. 35KEV
BASE ANNEAL TIME/TEMP: 90 MIN, 850C
EMITTER DOSE AND ENERGY: 5E15. 40KEV
EMITTER ANNEAL TIME/TEMP: 120MIN. B75C
r
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Dlstsncs (Microns)
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Figure 9B.28 Lot #2 Furnace Base Dose = 1E14 ions /cm2
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ELECTRON AND HOLE DISTRIBUTIONS. BASE D0SE=1E14
21"
,
- - r
1
1
I
I * - i ' ' i r i ' ' i -' i * -'-.
20- ^""^^E ,
19-
1 v
1
_ 1
X |
X
|lB-
%
'. / ^
c " \
o i' \
S17- \
\
_.
c
D
U
o 16-
V \
a I V
o \
" /^~
"*
15. \ /
\ /
\ 1
14-
1 1 1
n ' 1 ' " ' I ^ - i - i . i . Ii f-L. r -*~ i i i
0.00 0.20 0.40 0.60 0.60 1.00 1.20 1.40
Distance (Microns)
1.60 l.BO 2.00
Figure 9B.29 Lot #2 Furnace Base Dose = 1E14 ions /cm2
BASE RESISTANCE WITH BASE D0SE=1E14
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Figure 9B.30 Lot #2 Furnace Base Dose = 1E14 ions
/cm2
155
9 . 0 Appendix C
Detailed Fabrication Description
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Wafer Selection and Identification Scribe
P type Si (Boron) <100> 5-15 ohm-cm
Lot #1 Device (D1-D12 ) , Controls (C1-C15)
Lot #2 Device (D1-D12 ) , Controls (C1-C13 )
Determination of Initial Resistivity.
Four point probed all wafers
Standard RCA Clean.
NH4OH/H202/H20 1:1:5 10 min at ~ 75C
Rinse
H-.O/HF (10:1) 1 min
Rinse
HCl/H.CAHftO 1:1:5 10 min at ~ 75C
Rinse
All wafers
Field Oxide Growth.
Temp=900C Ambient=N
Temp=110 0C
Temp=1100C
TempA 100C
Temp=1000C
All wafers
Measurement of Field Oxide Thickness
Nanospec controls
Photolithography for Collector Level
157
Loaded and Ramped
Time=10 min. Ambient=Dry 02
Time = 90 min. Ambient=Dry 02 with Drip HO
Time=10 min. Ambient=Dry 02
Ambient=N2 Ramped and UnLoaded
7Coat Resist with HMDS and Prebake -Program #3
Exposure Integrated 60mJ/cm2
Develop and Post Bake -Program #2
All device wafers
Etching of Oxide.
BHF etch 10 minutes, controls took 8 minutes to pull dry
All device and control wafers
8. Implantation of the Collector.
Energy =110 KeV Dose =8E12 ions/cm2 Species P31
All device and control wafers
9. Resist Removal.
02 plasma ash all device wafers
10. Standard RCA clean.
All wafers
11. Collector Drive-in.
Temp=900C Ambient=N2
Time=60 min.
Time=400 min.
Temp=1125C
Temp=1125C
Temp=1125C
Loaded and Ramped
Ambient =N2
Ambient=Dry 02
Time=2340 min. Ambient=No
Temp=1000C Ambient =N2
All wafers
UnLoaded
12. Measurement of Collector and Field Oxide Thicknesses.
Nanospec collector and field regions
Lot #1 Device(Dl,D6,Dl2) , Controls (Cl , C7 , C8, C15 )
Lot #2 Device (Dl, D12 ) , Controls (C5)
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13. Measurement of Collector-Substrate Junction Depth.
Oxide etched off controls first till pull dry - 5min
Lot #1 Controls (C8)
Lot #2 Controls (C4)
Oxide left on:
Lot #1 Controls (C1,C2,C15)
Lot #2 Controls (C2,C12,C13)
14. Measurement of Collector Sheet Resistance.
Lot #1 Controls (C3 , C4 , C5, C6 , C7 , C8, C9 , CIO , Cll , C12 ,
C13,C14)
Lot #2 Controls (C1,C3,C4,C5, C6,C7,C8,C9, CIO, Cll)
15. Photolithography for Base Level.
Coat Resist with HMDS and Prebake -Program #3
Exposure Integrated 60mJ/crrr
Develop and Post Bake -Program #2
All device wafers
16. Etching of Oxide.
BHF etch long enough to etch field oxide for p+
substrate contacts.
Lot #1 - 10.5 min. Lot #2 - 12 min.
All device wafers
17. Implantation of the Base.
Species
BF2*
Lot #1 Energy (KeV) Dose (ions/cm2) Wafers
35 3E14 (D11,D12,C3,C9)
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35 1E14
35 8E13
35 5E13
35 1E13
35 8E12
Lot #2 Energy (KeV) Dose (ions/cm2
35
35
35
18. Resist Removal.
02 plasma ash all device wafers
19. Standard RCA clean.
All wafers
20. Base Drive-in.
Lot #1 All wafers
(D2,D10,C4,C10)
(D1,D9,C5,C11)
(D7,D8,C6,C12)
(D5,D6,C7,C13)
(D3,D4,C8,C14)
Wafers
1E14 (D10,D11,D12,C4,C7,C11)
5E13 (D5,D7,D8,D9,C3,C6,C9,C10
8E12 (D1,D2,D3,D4,C1,C5,C8)
Temp=900C Ambient=N2 Loaded
Time=10 min. Ambient=Dry 02
Time=3 5 min. Ambient=Dry 02 with Drip H:0
Time=10 min. Ambient=Dry 02
Ambient=N2 UnLoaded
Temp=9 0 0C
Temp=900C
Temp=9 0 0C
Temp=9 0 0C
Lot #2 All wafers
Temp=850C Ambient=N2
Temp=850C
Temp=850C
Loaded
Time=10 min. Ambient -N-.
Time=4 0 min.
Temp=850C Ambient=N2
Ambient=Dry 02 with Drip H20
UnLoaded
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21. Measurement of Base, Collector, and Field Oxide
Thicknesses. Nanospec
Lot #1 Device (D1,D6,D12)
Lot #2 Device(Dl,D12) , Controls (Cl , C3 , C4)
22. Measurement of Base-Collector Junction Depth.
Oxide etched off controls first till pull dry - 5min
Lot #1 Controls (C3,C4,C5,C6,C7,C8)
Lot #2 Controls(C5,C6,C7)
Oxide left on:
Lot #1 Controls(Cl,C3,C4,C5,C6,C7,C8,C15)
Lot #2 Controls (Cl , C2 , C3 , C4 , C12 )
23. Measurement of Base Sheet Resistance.
Lot #1 Controls (C3,C4,C5,C6,C7,C8)
Lot #2 Controls(C5,C6,C7)
24. Photolithography for Buried Contact Level.
Coat Resist with HMDS and Prebake -Program #3
Exposure Integrated 60mJ/crrr
Develop and Post Bake -Program #2
All device wafers
25. Etching of Oxide.
BHF etch long enough to etch through oxide over
collector for n+ collector contact.
Lot #1 - 6.5 min. Lot #2-8 min.
All device wafers
26. Resist Removal.
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02 Plasma Ash all device wafers
27. RCA Clean for Interfacial Oxide Growth.
H20/HF (10:1) (short to save thin oxide over base)
Lot #1 - 15 sec Lot #2-5 sec.
Rinse
NH,OH/H20:/H20 1:1:5 10 min at ~ 75C
Rinse
HC1/H;02/H20 1:1:5 10 min at ~ 75C
Rinse
All wafers
28. Deposition of Polysilicon.
Temp = 610C Target thickness = 4000A
Lot #1 Device (D1-D12 ) , Controls (C2 , C3 , C4 .C5 .C6 , C7 ,
C8,C9,C10,C11,C12,C13,C14,C15
Deposition time - 48 min.
Lot #2 Device(Dl - D12), Controls (C2 , C5 , C6, C7 , C8 , C9 ,
C10,C11,C13 )
Deposition time - 46 min.
29. Measurement of Polysilicon Thickness.
Lot #1 Controls(C3,C4,C5,C6,C7,C8)
Used base implant controls which had close to 1000A
of oxide as monitors for the polysilicon thickness.
Lot #2 Special prepared controls with 1000A oxide
30. Implantation of the Polysilicon.
Lot #1 Device (D1-D12 ) , Controls (C2 , C9, CIO , Cll , C12 ,
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C13,C14,C15)
Energy =45 KeV Dose=4E15 ions/cm2 Species P31
Lot #2 Device (D1-D12 ) , Controls (C2 , C5 , C6 , C7 , C8 , C9 .
C10,C11,C13)
Energy =40 KeV Dose=5E15 ions/cm2 Species P31
31. Photolithography for Emitter Level.
Coat Resist with HMDS and Prebake -Program #3
Exposure Integrated 60mJ/cm2
Develop and Post Bake -Program #2
All device wafers
32. Etching of Polysilicon.
RIE process: SF6 = 30 seem, 02 = 3 seem, Forward
Power = 75 watts, Pressure = 75 mTorr
Lot #1 - etch time 2 minutes for all device wafers and
base controls.
Lot #2 - etch time (1 min and 35 sec) to (1 min and 15
sec) for all device wafers, decreased time to prevent
unnecessary etch of base oxide.
33. Resist Removal.
02 Plasma Ash all device wafers
34. Measurement of Oxide Thickness Over Base Regions.
Check to see how much was removed by RIE. Nanospec
Lot #1 Device (D1,D7)
Lot #2 Device(Dl,D5,D12)
35. Standard RCA Clean.
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All wafers
36. Emitter Furnace Drive-in.
Lot #1 Device(Dl,D2,D3,D6,D7) , Controls (A Halves )
Temp=875C Ambient=N2 Loaded
Time=15 min. Ambient=N2
Time =25 min. Ambient=Dry 0; with Drip H20
Time=5 min. Ambient=N2
Ambient =N:. UnLoaded
Etched oxide in BHF for 1 min. off entire part of all
wafers in order to probe beta early and continued:
Temp =875C Ambient=N-. Loaded
Temp=875C
Temp=875C
Temp=875C
Temp=875C
Temp=875C
Temp=875C
Temp=875C
Temp=875C
Temp=875C
Time=5 min.
Ambient=N-
Lot #2 Device(Dl,D5,DlO:
Time=35 min. Ambient=N2
Time=25 min. Ambient=Dry 02 with Drip H20
Time=10 min. Ambient=Dry 02
Ambient =N2
UnLoaded
Controls (A Halves except
C8,C9,C10,C11)
Loaded
Time=50 min. Ambient=N2
Time=40 min. Ambient=Dry 02 with Drip H:0
Time=10 min. Ambient=Dry 02
Time=2 0 min. Ambient=N2
Ambient =N2 UnLoaded
37. Measurement of Emitter, Base, Collector, and Field Oxide
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Temp=875C
Temp=875C
Temp=875C
Temp=875C
Temp=875C
Temp=875C
Ambient=N-.
Thicknesses for Furnace Drive-in. Nanospec
P type silicon wafer implanted with the same process as
polysilicon implant - to measure thickness over poly.
Lot #1 Device (D1,D7)
Lot #2 Device(D5,D10)
38. Thin Thermal Capping Oxide Growth Prior to RTP
Temp=800C Ambient=N2 Loaded
Temp=800C Time=10 min. Ambient=N2
Temp=800C Time=25 min. Ambient=Dry 02 with Drip H20
Temp=800C Time=5 min. Ambient=N:
Temp=80 0C Ambient=N2 UnLoaded
Lot #1 Device(D4, D5,D8,D9,D10, DID , Controls (B Halves)
Prior to this step the oxide was etched in BHF for 1
min. off the entire wafer in order to probe beta early.
Lot #2 Device (D2,D3,D4,D7,D8,D9,D12) , Controls (B Halves)
39. Measurement of Thermal Capping Oxide Thickness.
P type silicon wafer implanted with the same process as
polysilicon implant - to measure thickness over poly.
Nanospec
Lot #1 Device (D4,Dll) - for thickness over base
Lot #2 Device (D2 , D12 ) - for thickness over base
40. Low Temperature Oxide Deposition.
Temp = 400C Target thickness = 3 000A
02 = 12% SiH4 = 20%
Deposition time - 180 min. 7 dummies in front of boat.
165
Lot #1 Device(D4,D5,D8,D9,D10,Dll)
Lot #2 Device (D2,D3,D4,D7,D8,D9,D12)
41. Measurement of LTO Thickness Over Base Regions.
Nanospec
Lot #1 Device(D4,D5,D8,D9,Dl0,Dll)
Lot #2 Device (D2,D3,D4,D7,D8,D9,D12)
42. Emitter Rapid Thermal Processing.
Program 950C for Pyrometer:
Step Time/Rate Gas Temp Tsw Gain DGain IWarm ICold
1 Delay 10 N2
2 Ramp 50 N2 950
3 SState 25 N2 950 100 -60 -60 3018 3150
4 Ramp 50 N2 3 50
5 Delay 10 N2
The remaining programs were the same except for Ramp up
and SState temperatures, and IWarm and Icold.
Program Ramp Temp SState Temp
950C TC 950 950
1000C Pyro 1000 1000
10 00C TC 1000 1000
1050C Pyro 1050 1050
1050C TC 1050 1050
Dummy wafer used at first for each time temperature
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Iwarm ICold
2545 3250
3478 3600
2952 3600
4034 4000
3184 3950
changed because overshoot occurs for first wafer.
Lot #1 Device(D4,D5,D8,D9,DlO,Dll) , Controls (B Halves)
Temp = 1000C 20 sec. Pyrometer Actual SS = 1001C
Lot #2 Device (D3, D8 ) , Controls (C8B, C9B, CUB)
Temp = 950C 20 sec. Thermocouple Actual SS = 948C
Lot #2 Device (D2, D7, D12 ) , Controls (C1B, C2B, C3B, C4B, C5B,
C6B,C7B,C12B,C13B)
Temp =1000C 20 sec. Thermocouple Actual SS = 999C
Lot #2 Device (D4, D9 ) , Controls (C8A, C9A, C10B, C11A)
Temp = 1050C 20 sec. Thermocouple Actual SS = 1048C
43. Measurement of Final Emitter-Base, Base-Collector, and
Collector-Substrate Junction Depths.
Oxide etched off all controls first till pull dry.
Lot #1 Controls (C1-C15 excluding C2 and C15)
Lot #2 Controls (C1-C13 excluding C2 and C13)
44. Measurement of Final Emitter, Base, and Collector Sheet
Resistances .
Lot #1 Controls (C1-C15)
Lot #2 Controls (C1-C13)
45. Photolithography for the Contact Cut Level.
Coat Resist with HMDS and Prebake -Program #3
Exposure Integrated
60mJ/cm2
Develop and Post Bake -Program #2
All device wafers
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46. Etching of Oxide.
BHF etch long enough to etch through oxide over
over all regions including n+ collector and p+ substrate
contact, and capacitors with 4000A of oxide. LTO
appeared to be extremely densified by RTP and did not
etch that fast.
Furnace Annealed - 5.5 min. RTP - 7 min.
All device wafers
47. Resist Removal.
02 Plasma Ash
48. RCA Clean.
Standard except H20/HF (10:1) (30 seconds last step)
All wafers
49. Sputtering of Aluminum / 1% Silicon
Run #1 - Done in two steps because problems developed
Target Thickness = 5000A Sputter Time = 5 min.
DC Power =34 0 0 Watts Pressure =5 mTorr
(continued) Sputter Time =24 min.
DC Power =1500 Watts Pressure =5 mTorr
Run #2
Target Thickness = 5000A Sputter Time = 18 min.
DC Power =3240 Watts Pressure =5 mTorr
Run #1 - All Furnace Annealed Device Wafers
Run #2 - All RTP Device Wafers
50. Photolithography for the Metal Level.
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Coat Resist with no HMDS and Prebake -Program #3 0
Exposure Integrated 55mJ/cm2
Develop and Post Bake -Program #2
All device wafers
51. Etching of Aluminum.
Street clear test performed on one wafer first.
Phosphoric acid 3 minutes at 40C
All device wafers
52. Removal of 1% Silicon Haze.
Etched 20 seconds in polysilicon etch
HNO:. = 64% : BOE = 3% : DI H20 = 33%
All device wafers
53. Removal of Resist.
02 Plasma Ash
54. Sintering of Aluminum.
In steps to prevent spiking of junction, with wafers
tested prior to any sintering.
Maximum temp = 449C
Maximum time at highest temp = 10 min.
Total sinter time = 20 min
All device wafers
55. Testing of Device Wafers.
56. TEM Physical Analysis of Interfacial Oxide.
Lot #2 Controls (C6A, C6B, C10B, CUB)
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9 . 0 Appendix D
Inline Process Data
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1. Measurement of Initial Resistivity.
Lot #1 Average of all wafers: 11.8 ohm-cm
Lot #2 Average of all wafers: 7.97 ohm-cm
2. Measurement of Field Oxide Thickness.
Aross wafer averages given to show uniformity results
Top refers to wafer flat which was at the top of tube
Lot #1 Average of controls:
Top Center Bottom Left Right
6102A 627lA 6503A 6204A 6246A
Lot #2 Average of controls :
Top Center Bottom Left Right
6546A 659lA 6610A 66O2A 6594A
3. Measurement of Collector and Field Oxide Thicknesses.
Lot #1 Center Thickness : Collector Field
Dl 403lA 7459A
D6 403lA 7485A
D12 403lA 7416A
Cl 3902A
C7 3988A
C8 3970A
C15 4020A
Lot #2 Center Thickness : Collector Field
Dl 3985A 7717A
D12 3984A 7696A
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C5 3948A
4. Measurement of Collector-Substrate Junction Depth.
Lot #1: C8 = 8.24 microns (measured twice)
Lot #2: C4 = 6.70 microns (measured twice)
5. Measurement of Collector Sheet Resistance.
Lot #1:
C3 = 630 ohms/sq C4 = 610 ohms/sq
C6 = 597 ohms/sq C7 = 625 ohms/sq
C9 = 635 ohms/sq CIO = 591 ohms/sq
C12 = 637 ohms/sq C13 = 682 ohms/sq
Lot #2:
C3= 669 ohms/sq
C6= 658 ohms/sq
C9= 654 ohms/sq
C5 = 630 ohms/sq
C8 = 603 ohms/sq
Cll = 646 ohms/sq
C14 = 605 ohms/sq
C4= 659 ohms/sq
C7= 664 ohms/sq
C10= 625 ohms/sq
Cl= 638 ohms/sq
C5= 695 ohms/sq
C8= 678 ohms/sq
Cll= 637 ohms/sq
Measurement of Base, Collector, and Field Oxide
Thicknesses .
Lot #1 Center Thickness:
Dl
D6
D12
Lot #2 Center Thickness: Base
Dl
D12
Cl
Base
940A
792A
833A
425A
422A
423A
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Collector Field
4436A 7859A
4340A 7804A
4354A 1112k
Collector Field
4020A 7706A
4042A 771lA
C3 415A
C4 44lA
Measurement of Base-Collector Junction Depth.
Lot #1
C3 = 1.70 microns C4 = 1.59 microns C5 = 1.63 microns
C6 = 1.51 microns C7 = 1.12 microns C8 = 1.16 microns
Lot #2:
C5 = .42 microns C6 = .61 microns C7 = .65 microns
Measurement of Base Sheet Resistance.
Lot #1:
C4 = 483 ohms/sq
C7 = 853 ohms/sq
C3 = 438 ohms/sq
C6 = 564 ohms/sq
Lot #2 :
C5 = 706 ohms/sq
C5 = 629 ohms/sq
C8 = 884 ohms/sq
C7 = 643 ohms/sqC6 = 976 ohms/sq
9. Measurement of Polysilicon Thickness.
Lot #1 Average of controls (C3 , C4 , C5 , C6, C7 , C8) placed
through out boat :
Top Center Bottom Left Right
4239A 4249A 4229A 4245A 4219A
Lot #2 Average of special prepared controls with 1000A
oxide placed through out boat :
Top Center Bottom Left Right
3962A 3984A 4043A 4016A 3975A
10. Measurement of Oxide Thickness Over Base Regions.
A check to see not to much was removed by RIE.
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Lot #1 Center Thickness: Base
Dl 760A
D7 629A
Lot #2 Center Thickness: Base
Dl 389A
D5 30lA
D12 367A
11. Measurement of Final Emitter, Base, Collector, and Field
Oxide Thicknesses after Emitter Furnace Drive-in.
Lot #1 Center Thickness: Base
Dl 445A
D7 415A
Lot #2 Center Thickness: Base
D5 800A
D10 798A
Special P_type bare silicon phosphorous implanted wafer
for the oxide thickness over emitter poly = 2545A
12 . Measurement of Oxide Thickness after Thermal Capping
Oxide Growth for RTP Wafers.
Lot #1 Base Thickness:
D4
Dll
Lot #2 Base Thickness: Top
D2
D12
Collector Field
3762A 6998A
3618A 6873A
Collector Field
4220A 7816A
424lA 7838A
Top Center Bottom
145A 16lA 148A
155A 213A 147A
Center Bottom
293A 393A 322A
426A 438A 393A
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Special P_type bare silicon phosphorous implanted wafer
for the oxide thickness over emitter poly = 518A
13. Measurement of LTO Thickness Over Base Regions.
Lot #1 was in the front of the boat. Actual LTO
thicknesses are obtained by subtracting on average 200A
for Lot#l and 400A for Lot#2 for base oxide thickess.
Lot #1 Average of (D4 , D5, D8 , D9 , D10 , Dll) :
Top Center Bottom Left Right
3965A 3579A 361lA 3667A 3667A
Lot #2 Average of (D2 , D3 , D4 , D7 , D8 , D9 , D12 ) :
Top Center Bottom Left Right
3267A 3145A 331lA 3322A 3333A
14. Measurement of Final Emitter-Base, Base-Collector, and
Collector-Substrate Junction Depths.
Lot #1:
* Emitter-base junction depth approximation
Furnace remaining poly = 4200A- ( . 44 ) (2545A) = 313lA
RTP remaining poly =
4200- ( . 44 ) ( 518A) = 3982A
* Xjih = Xjr_bs=._ - Poly thickness after oxide growth
Furnace RTP
Xjeb C9A = .10 microns C9B = .20 microns
C10A = .16 microns C10B = .15 microns
C11A = .19 microns CUB = .16 microns
C12A = .14 microns C12B = .26 microns
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xjt,
xj,
C13A = .22 microns
C14A = .25 microns
C3A = .77 microns
C4A = .76 microns
C5A = .70 microns
C6A = .66 microns
C7A = .59 microns
C8A = .40 microns
CIA = 6.52 microns
C13B = .10 microns
C14B = .16 microns
C3B = .71 microns
C4B = .73 microns
C5B = .64 microns
C6B = broken
C7B = .58 microns
C8B = .51 microns
C1B = 6.46 microns
Lot #2:
* Emitter-base junction depth approximation
Furnace remaining poly = 4000A- ( . 44 ) (2545A) = 293lA
RTP remaining poly = 4000- ( . 44 ) ( 518A) = 3782A
* Xjet = Xjn+base - Poly thickness after oxide growth
x: _b
Furnace
C5A = .21 microns
C6A = .19 microns
C7A = .17 microns
C10A = .21 microns
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RTP
C5B = .30 microns
C6B = .14 microns
C7B = .23 microns
C8A = .29 microns
C8B = .23 microns
C9A = .28 microns
C9B = .23 microns
C10B = .28 microns
C11A = .26 microns
CUB = .23 microns
XA_ CIA = .67 microns C1B = .45 microns
C3A = .87 microns C3B = .64 microns
C4A = .90 microns C4B = .71 microns
xJ_s C12A = 7.18 microns C12B = 7.11 microns
15. Measurement of Final Emitter, Base, and Collector Sheet
Resistances .
Lot #1: Furnace RTP
Emitter C9A = 347 ohms/sq C9B = 149 ohms/sq
C10A = 270 ohms/sq C10B = 122ohms/sq
CHA = 251 ohms/sq CUB = 123ohms/sq
C12A = 297 ohms/sq C12B = 127ohms/sq
C13A = 312 ohms/sq C13B = 141ohms/sq
C14A = 333 ohms/sq C14B = 159ohms/sq
Base C3A = 650 ohms/sq C3B = 286 ohms/sq
C4A = 700 ohms/sq C4B = 665 ohms/sq
C5A = 880 ohms/sq C5B = 808 ohms/sq
C6A = 1374 ohms/sq C6B = broken
C7A = 3930 ohms/sq C7B = 2522ohms/sq
C8A = 4647 ohms/sq C8B = 3658ohms/sq
Collector CIA = 696 ohms/sq C1B = 707 ohms/sq
Collector Contact C2A = 195 ohms/sq C2B = 111 ohms/sq
Poly over Oxide C15A = 350 ohms/sq C15B = 79 ohms/sq
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Lot #2 : Furnace RTP
Emitter C5A = 183 ohms/sq C5B = 139 ohms/sq
C6A = 198 ohms/sq C6B = 159 ohms/sq
C7A = 233 ohms/sq C7B = 162 ohms/sq
C8A = 83 ohms/sq
C8B = 210 ohms/sq
C9A = 82 ohms/sq
C9B = 213 ohms/sq
C10A = 204 ohms/sq C10B = 96 ohms/sq
CHA = 85 ohms/sq
CUB = 213ohms/sq
Base CIA = 1749 ohms/sq C1B = 1702ohms/sq
C3A = 1969 ohms/sq C3B = 1816ohms/sq
C4A = 700 ohms/sq C4B = 742ohms/sq
Collector C12A = 668 ohms/sq C12B = 695ohms/sq
Collector Contact C13A = 210 ohms/sq C13B = 128ohms/sq
Poly over Oxide C2A = 170 ohms/sq C2B = 53 ohms/sq
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9 . 0 Appendix E
Electrical Plots and Data
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1. Diffused Resistor (ohms) Raw Average Data
Lot #1:
Wafer Emitter Base Collector B-Pinch PolyThin PolyThick
Dl 91.3E3 165E3
D2 103E3 213E3
D3 135E3 2.45E6
D4 62.6E3 1.49E6
D5 62.7E3 999E6
D6 146E3 1.31E6
D7 104E3 301E3
D8 61.3E3 289E3
D9 56E3 185E3
D10 64.0E3 177E3
Dll 65.1E3 77.2E3
Lot #2
Wafer Emitter Base Collector B-Pinch PolyThin PolyThick
Dl 14.8E3 676E3 --- 529 84.3E3 101E3
D2 9.41E3 7.84E6 297 57.4E3 57 - 0E3
D3 69.8E3 4.76E3 - 443 71.0E3 70.0E3
D4 1.31E3 3.79E6 211 36.9E3 36.3E3
D5 65.7E3 1.08E6 644 133E3 129E3
D7 36.6E3 788E3 --- 326 56.2E3 55.4E3
D8 62.6E3 765E3 --- 416 64.8E3 64.8E3
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788 146E3 145E3
922 186E3 147E3
782 160E3 147E3
372 65.4E3 66.2E3
365 64.4E3 65.8E3
894 180E3 179E3
850 150E3 149E3
362 64.7E3 63 .4E3
406 66.2E3 66.6E3
431 80.6E3 75.8E3
393 66.7E3 68.2E3
D9 28.1E3 798E3
D10 61.7E3 674E3
D12 35.9E3 463E3
187 31.3E3 31.2E3
571 107E3 104E3
320 52.1E3 51.2E3
2 . Cross-bridge Kelvin Resistors (ohms
Lot#2
Wafer Emitter Base
D5 55 90
3 . Breakdown Voltages (volts)
Lot #1
Wafer BVCBC BVCE0 BVEBC, Collector-
Dl >100 18.5 3
D2 >100 25.7 4 >100
D3 >100 29.4 2
D4 >100 26.7 7
D5 >100 26.3 7
D6 >100 31.1 30
D7 >100 27 .4 6
D8 >100 24.4 7
D9 >100 25.3 3
D10 >100 25.0 5
Dll >100 25.5 4
Lot #2
Wafer BVCB0 BVCE0 BVEB0 Collector-Substrate
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Dl >100 2.8 >0
D2 >100 8.0 30
D3 >100 13.0 31
D4 >100 1.63 33
D5 >100 17.4 6
D7 >100 22.5 6
D8 >100 23.0 8
D9 >100 22 .5 6
D10 >100 25.6 6
D12 >100 23.5 5
>100
4.0 Leakage Current Before Density Calculation
Lot #2
Wafer I .5:
Dl 500 pA
D2 711 pA
D3 333 pA
D4 720 pA
D5 9.94 nA
D7 6.50 nA
D8 926 pA
D9 14.3 nA
D10 4.09 nA
Dll 13.5 nA
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****** GRAPHICS PLOT ******
ic
(UA) CURSOR ( 4.7000V . 25.88UA .
MARKER 417O0OV
,
"
100.3
11. 15
/div
-11.15
Varlab1st:
VCE -CM
Llnaar awaap
Start .OOOOV
Stop B. OOOOV
Btap -0900V
Variables
IB -Ch_
Start .000 A
Stop 40.00UA
Btap iO.OOuA
Conatanta:
ve -cni .oooov
.0000 5.000
\/CE .5000/dlv ( V)
GRAD 1/GRAD Xlntercept Yintercept
LINE1 352E-09 2.84E+06 -B8.BE+00 24.2E-06
LINE2
HFE ( ) - IC/IB
Figure 9E.1 Lot#l - Wafer Dl - Transistor Characteristic
****** GRAPHICS PLOT ******
ic
(uA) CURSOR
MA_RKER
20.0ol.
2.000r
/div.
3.6500V . 4.219uA .
. 6500V . 4.219UA
.0000
.0000
Var labial:
VCE -ChS
Llnaar awaap
Btart .0000V
Stop 6.OOOOV
Stap .oooov
variables:
IB -Ch_
Start .000 A
Stop 40.00uA
Stap 10.00UA
Conatanta:
VE -Chi .OOOOV
5.000
'
VCE .5000/dlv( V)
GRAD 1/GRAD Xlntercept Yintercept
LINE1 118E-09 B.48E+06 -32.1E+00 3.79E-06
LINE2
( ) - IC/IB
Figure 9E.2 Lot#l - Wafer D2 - Transistor Characteristic
****** GRAPHICS PLOT ******
ic
(UA)
2.842
-A
/ i
.5685
/div
0
y ^
/ / It
1
/ \
2.842 / 1
Variables
VCE -Ch3
Llnaar awaap
Start .OOOOV
Stop B.OOOOV
Stap .OOOOV
Variables
IB -Ch2
Start .000 A
Stop 40.00UA
Stap IO.OOuA
Conatanta:
VE -Chi .OOOOV
VCE .5000/dlv ( V)
5.000
HFE ( ) - IC/IB
Figure 9E.3 Lot#l - Wafer D3 - Transistor Characteristic
****** GRAPHICS PLOT ******
ic
(uA) CURSOR
MARKER
3.5500V .
3.5500V .
116.
116.
7uA
7uA 1429. 4 n1
42.94
/div
i
Y T
.0000
.0000 5.000
VCE .5000/div ( V)
GRAD 1/GRAD Xlntercept Yintercept
LINE1 8BOE-09 1 . 14E+06 -129E+00 114E-06
LINE2
Varlablai:
VCE -Ch3
Llnaar eweep
Start .OOOOV
Stop 5. OOOOV
stap .osoov
Variables:
IB -Ch2
Start .000 A
Stop 40.00UA
Stap IO.OOuA
Conatanta:
VE -Chl .OOOOV
( ) IC/IB
Figure 9E.4 Lot#l - Wafer D4 - Transistor Characteristic
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****** GRAPHICS PLOT ******
ic
(UA) CURSOR
,_,_ ,
MARKER
625.
4C^
62.54
/div
.OOOO
.0000
1.5000V . 120. luA .
1.5000V . 120. luA
Varlablai:
VCE -Ch3
Llnaar awaap
Start .OOOOV
Stop B.OOOOV
step .oooov
Variable.:
IB -cna
Start .000 A
Stop 40.00UA
Stap IO.OOuA
Conatanta:
VE -Chi .OOOOV
5.000
VCE .5000/dlv ( V)1 GRAD 1/GRAD Xlntercept Yintercept
LINE1 927E-09 1.08E+06 -128E+00 119E-06
'LINE2
( )
Figure 9E.5 Lot#l - Wafer D5 - Transistor Characteristic
****** GRAPHICS PLOT ******
ic
(uA)
475 2
CURSOR
MARKER
2.E
2.E
5000V .
5000V .
208.
208.
OuA
OuA 1,1
!
1
1
47.52
/div
//
0000
A"
^
.0000
VCE .5000/dlv (
5.000
V)
GRAD 1/GRAD Xlntercept Yintercept
LINE1 1.30E-06 769E+03 -158E+00 205E-06
LINE2
Varlablai:
VCE -Ch3
Linear aweep
Start .OOOOV
Stop B.OOOOV
Stap .OSOOV
Variables
IB -cna
Start .000 A
Stop 40 . OOUA
Step IO.OOuA
Conatanta:
VE -Chi .OOOOV
( 1 IC/IB
Figure 9E.6 Lot#l - Wafer D6 - Transistor Characteristic
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****** GRAPHICS PLOT ******
ic
(UA)
188.0
20.89
/div
0
-20 . 89
CUR
MAR
SORt
KER
2._
2.2
!500V .
!500V
.
92.28uA
92.28UA 1
/
/,J/
-j^
^
Varlablai:
VCE -Ch3
Llnaar aweep
Start .0O00V
Stop B.OOOOV
step .oooov
Variables
IB -cna
Start .OOO A
Stop 40.00UA
Step IO.OOuA
Conatanta:
VE -Chi .OOOOV
.0000 5.000
VCE .5000/div ( V)
GRAD 1/GRAD Xlntercept Yintercept
LINE1 367E-09 2.72E+06 -249E+00 91.5E-06
LINE2
HFE ( ) - IC/IB
Figure 9E.7 Lot#l - Wafer D7 - Transistor Characteristic
****** GRAPHICS PLOT ******
ic
(uA)
486.7
CUR
MAR
SOR
KER j
.2500V .
.2500V .
BB.OOuA
BB.OOuA !
//
48.67
/div
ji///// 1
r -r
oooo[~v/
WL
.00 00 5
VCE .5000/dlv ( V)
000
GRAD 1/GRAD Xintercep t Yintercept
LINE1 770E-09 1.30E+06 -112E+00 86.3E-06
LINE2
Varlablai:
VCE -ChS
Linear awaap
Start .OOOOV
Stop B.OOOOV
Step .0500V
Variables
IB -Ch2
Start .000 A
Stop 40.00UA
Btap IO.OOuA
Conatanta:
VE -Chl .OOOOV
HFE ( ) - IC/IB
Figure 9E.8 Lot#l - Wafer D8 - Transistor Characteristic
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****** GRAPHICS PLOT ******
ic
(UA)
.4237
.4237
/div
-3.813
.OOOO
/
varlablai:
VCE -ChS
Llnaar awaap
Start .OOOOV
Stop B.OOOOV
Btap .OOOOV
Variables
IB -ChZ
Start .000 A
Stop 40.00UA
Stap IO.OOuA
Conatanta:
VE -Chi .OOOOV
VCE .5000/dlv ( V)
5.000
HFE ( ) - IC/IB
Figure 9E.9 Lot#l - Wafer D9 Transistor Characteristic
****** GRAPHICS PLOT ******
ic
(UA) CURSOR
MARKER 1 .BOOOV ..8000V . 13.33UA13.33UA 1
144.0
i
18.00
/div i
!
\
11
0 jf
-T^
'/
-36 . 00
.00 DO 5.
VCE .5000/dlv ( V)
000
GRAD 1/GRAD Xintercepi; Yintercept
LINE1 113E-09 8 . B4E+06 -114E+00 12.9E-06
LINE2
Variable 1:
VCE -Ch3
Llnaar aweep
Start .OOOOV
Stop B.OOOOV
Step .0500V
Variables
ib -cna
start .ooo a
Stop 40.00UA
Step IO.OOuA
Conatanta:
VE -Chi .OOOOV
( )
Figure 9E.10 Lot#l - Wafer DlO - Transistor Characteristic
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****** GRAPHICS PLOT ******
ic
(uA) CURSOR (
MARKER I
2.1500V .
2.1500V .
5.
5.
027UA
027uA 1
53.90
8.983
/div
'
1
1
0 I_74JJ
-35.937
y
.0000 5
VCE .5000/dlv ( V)
000
GRAD 1/GRAD Xintercept Yintercept
LINE1 38.7E-09 25 . 9E+06 -154E+00 5.94E-06
LINE2
Variable.:
VCE -Ch3
Llnaer eweep
Start .OOOOV
Stop B. OOOOV
Step .OOOOV
Variables
IB -Cha
Start .000 A
stop 40.00UA
Step IO.OOuA
Conatanta:
VE -Chi .OOOOV
( ) IC/IB
Figure 9E.11 Lot#l - Wafer Dll - Transistor
Characteristic
****** GRAPHICS PLOT ******
ic
(mA) CURSOR ( 1.7000V . 290. OuA .
MARKER 1 7000V 290 OuA .
1.146
.1146
/div
varlablai:
VCE -Ch3
Llnaar awaap
Start .OOOOV
Stop 8.OOOOV
Stap . 1000V
Variables
IB -Cha
Start .000 A
Stop 40.00UA
Btap IO.OOuA
Conatanta:
VE -Chi .OOOOV
( ) IC/IB
Figure 9E.12 Lot#2 - Wafer Dl
- Transistor Characteristic
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****** GRAPHICS PLOT ******
IB
( A) IC
1E-02
decade .
/div
-\
\
*
1E-11
( A)
1E-01
decade
/div
1E-11
VB . 1000/div ( V)
1.000
Variable!.'
vs -cna
Linear awaep
Start .OOOOV
Stop 1.OOOOV
Btap .0100V
Conatanta:
VE -Chi .OOOOV
VC -Ch3 .OOOOV
V81 -Val .OOOOV
V82 -vaa .oooov
Figure 9E.13 Lot#2 - Wafer Dl - Gummel Plot
****** GRAPHICS PLOT ******
IB
( A) CURSOR
MARKER
1E-02
IC
.7600V . 50.71UA . 49.78UA ) ( A)
. 7600V . 50.71UA -50.05UA )
decade
/div
IE- 11
1E-02
decade
/div
1E-11
.0000
VB .1000/div (
1.000
V)
GRAD 1/GRAD Xlntercept Yintercept
LINE1 17.9E+00 55.7E-03 999E-03 1.17E-18
LINE2
verlabial:
VB -Cha
Llnaar aweep
Start . OOOOV
Stop 1.OOOOV
step .oioov
Conatanta:
VE -Chi .OOOOV
VC -Ch3 .OOOOV
VS1 -Val .OOOOV
vsa -vaa .oooov
Figure 9E.14 Lot#2 - Wafer D2 - Gummel Plot
****** GRAPHICS PLOT ******
ic
(uA) CUR
MAR
SOR
KER
1- 8500V .
8500V .
123.
123.
luA
1 UA
. I
Varlablai:
VCE -Ch3
Llnaar awaa
start
stop
Stap
Variables
IB -Cha
Stert
Stop
Step
Conatanta:
VE -Chi
P
709.5 .OOOOV
. oooov
.000 A
40.00UA
70.95
IO.OOUA
/div
.OOOOV
\-
-T
.0000
.0000 5
VCE _50nn/rMv f VI
000
GRAD 1/GRAD Xintercep t Yintercept
LINE1 8 . 04E-06 124E+03 -12.5E+00 100E-06
LINE2
HFE ( ) - IC/IB
Figure 9E.15 Lot#2 - Wafer D3 - Transistor Characteristic
****** GRAPHICS PLOT ******
BF
( )
40.00
E+00
A
4.000
/div
J^J
.0000
1E-14
Varlablai:
IB -Cha
Llnaar awaap
Start IO.OOuA
Stop 800.OuA
Stap B.OOOuA
Conatanta:
VE -CM .OOOOV
VCE -Ch3 B.OOOOV
IC decade/div ( A)
1E-01
BF ( ) - IC/IB
Figure 9E.16 Lot#2 - Wafer D3 - Maximum Gain
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****** GRAPHICS PLOT ******
J
ic
34.21uA . 33.59UA ) ( A)
34.21UA . -32.15UA
1E-02
decade
/div
1E-11
varlablai:
VB -Cha
Linear aweep
Start .OOOOV
stop l.oooov
step .oioov
Conatanta:
VE -Oil .oooov
vc -Cha .oooov
vsi -Val .oooov
vsa -vaa .oooov
Figure 9E.17 Lot#2 - Wafer D3 - Gummel Plot
****** GRAPHICS PLOT ******
IB
( A) CURSOR (
MARKER
1E+00.
decade
/div
1E-08L
1300V . 9.062UA . -262. 2uA
300V . 9.062UA . -9.541UA
IC
( A)
-1E-0B
decade
/div
.0000
1-1E-01
1.000
VB .1000/div ( V)
GRAD 1/GRAD Xlntercept Yintercept
LINE1 16.6E+00 60 . 2E-03 433E-03 62.7E-09
LINE2
Varlablai:
VB -Cha
Linear aweep
Start .OOOOV
Stop 1.OOOOV
Stap .0100V
Conatanta:
VE -Chi .OOOOV
VC -Ch3 .OOOOV
VSI -Vel .OOOOV
vsa -vea .oooov
Figure 9E.18 Lot#2 - Wafer D4 - Gummel Plot
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Figure 9E.19 Lot#2 - Wafer D7 - Transistor Characteristic
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Figure 9E.20 Lot#2 - Wafer D7 - Gummel Plot
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Figure 9E.21 Lot#2 - Wafer D8 Transistor Characteristic
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Figure 9E.22 Lot#2 - Wafer D8 - Maximum Gain
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Figure 9E.23 Lot#2 - Wafer D8 - Gummel Plot
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Figure 9E.24 Lot#2 - Wafer D9
- Transistor Characteristic
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Figure 9E.25 Lot#2 - Wafer D9 - Maximum Gain
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Figure 9E.26 Lot#2 - Wafer D9 - Gummel Plot
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Figure 9E.27 Lot#2 - Wafer D10 - Transistor Characteristic
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Figure 9E.28 Lot#2 - Wafer D10 - Maximum Gain
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Figure 9E.29 Lot#2 - Wafer D10 - Gummel Plot
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Figure 9E.30 Lot#2 - Wafer D12
- Transistor Characteristic
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Figure 9E.31 Lot#2 - Wafer D12 - Maximum Gain
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Figure 9E.32 Lot#2 wafer D12 - Gummel Plot
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